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In this dissertation, the growth and characterization of five different types of 
germanium (Ge) and silicon (Si) nanostructures are presented. The nanostructures 
include one-dimensional Ge nanowires (GeNWs), GeSi oxide nanotubes (GeSiOxNTs), 
heterostructures of GeNW-GeSiOxNT, Si nanowires (SiNWs) and near zero-
dimensional Ge nanodots (GeNDs). The first three were obtained using bottom-up 
approaches where the materials were self-assembled together with the aid of metal 
catalysts. The formation of the SiNWs, on the other hand, was by a top-down process 
making use of metal nanodots formed using an anodized aluminium oxide (AAO) 
template. AAO was also utilized as a thermal evaporation mask for the deposition of 
the regular arrays of GeNDs. 
The formation mechanism of each type of nanostructure was investigated in detail. 
GeNWs were obtained via the vapour-liquid-solid growth catalyzed by active gold (Au) 
droplets. On the other hand, the formation of the GeSiOxNTs required passivation of 
the Au catalyst so that growth was limited to the rims of the Au dots. Consequently, 
the GeNW-GeSiOxNT heterostructure was a result of timely control of the Au 
passivation such that formations of hollow tubes and solid wires took place at different 
time. For the top-down fabrication of SiNWs, uniform and well-aligned SiNWs were 
produced by chemical wet etching using AAO-templated chromium/gold nanodots as a 
hard mask blocking material. This dissertation also explored some unique properties of 
the as-synthesized nanostructures. In particular, thermal conductance measurements 
have shown that the wire-tube heterostructure demonstrated a thermal rectification as 
high as 6%. The different charge-trapping characteristics of the GeNDs were also 
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1 Introduction and Motivation 
Chapter 1 Introduction and Motivation 
1.1 Nanotechnology 
In 1959, Professor Richard Feynman presented a seminal talk at the annual 
meeting of the American Physical Society at the California Institute of Technology 
during which he first envisioned the impact of “things on an ultra-small scale” on 
future science and technology.1 He considered the possibility of direct manipulation of 
individual atoms as a more powerful form of synthetic chemistry than those used at 
that time. This was later termed as “nanotechnology” which encompasses broadly all 
fields of applied science and technology whose unifying theme is the control of matter 
at the atomic and molecular scale. 
After Feynman’s talk, the world has witnessed phenomenal developments in 
nanotechnology. Nanotechnology can now be found in a myriad of areas such as 
biomedical and material engineering, life science, electronics, optics, magnetics and 
electrochemistry. Novel and nanostructured materials, the fundamental building blocks 
upon which nanotechnology is based, hold great promise for all these application fields.  
1.2 Semiconductor Nanostructures 
In the semiconductor industry, tremendous effort has been devoted to develop 
nanoscale materials and devices that could enable new functions and/or greatly 
enhance performance so as to meet the demand for ever more compact and powerful 
systems. This is especially true in the field of electronics. It is widely acknowledged 
that new materials, structures and device concepts are needed to sustain the relentless 
  
 
2 Introduction and Motivation 
trend of device scaling, which has now enabled more than one billion transistors to be 
packed into a single chip from an initial number of 4000 in the early days (Figure 
1-1).2 In fact, the introduction of high dielectric constant (high-k) dielectrics and metal 
gates into the production of complementary metal-oxide-semiconductor (CMOS) gate 
stacks has already marked the onset of transistor scaling that has clearly become 
dependent on novel nanostructured materials.3,4 More such heterogeneous integrations 
of new materials/technologies with the current CMOS platform are expected to further 
device miniaturization in the near term. The CMOS transistor, however, cannot be 
scaled down indefinitely as there are fundamental physical limits beyond which 
quantum phenomena such as direct tunnelling of electrons between the source and 
drain will occur.5,6 In other words, the industry is facing an exciting yet daunting 
challenge in the long run to invent fundamentally new approaches for information and 
signal processing. This will likely require a revolutionary means of physically 
representing, processing, storing and transporting of information via new materials, 
processes and system architectures.  
 
Figure 1-1. Intel central processing unit (CPU) transistor count trend. The dotted line 
represents Moore’s Law, with a transistor count doubling every two years.2 
  
 
3 Introduction and Motivation 
Semiconductor nanoparticles, nanotubes and nanowires, as explicitly pointed out 
in the Emerging Research Devices (ERD) section in the International Technology 
Roadmap for Semiconductors (ITRS) 2005 and reiterated in all the subsequent 
revisions, are realistic solutions when the transistor downsizing reaches its limits.7 
Among the various nanostructures investigated, germanium (Ge) and silicon (Si) 
nanowires receive particular attention. This could be partly due to the relatively low 
cost of the materials and their compatibility with the current CMOS technology. More 
importantly, due to the size effect, these nanostructures possess interesting properties 
that are inaccessible or hard to achieve in their bulk counterparts. For example, Ge/Si 
nanowires exhibit long carrier mean free path and improved mobility at room 
temperature owing to reduced carrier scattering.8 Transistor devices employing these 
nanowires as channel materials yield substantially better performance than the planar 
silicon metal-oxide-semiconductor field-effect transistors (MOSFETs).9 Also, single-
electron transistors have been fabricated on the basis that the Schottky barriers at the 
metal/Si contacts of a SiNW transistor can serve as tunnel barriers.10 
Not only have Ge and Si nanostructures demonstrated strong potentials in the field 
of nanoelectronics, they have also showed great promises in many other areas. 
Applications of Ge and Si nanowires in various fields like photonics, photovoltaics, 
sensing, thermoelectrics, nanoelectromechanical systems etc. have been reported.11-19 
Apart from the one-dimensional (1-D) nanowires, zero-dimensional (0-D) 
nanocrystals/nanoparticles of Ge and/or Si are also intensively researched. Increasing 
resources have been channelled into applying the enhanced electronic and/or optical 




4 Introduction and Motivation 
1.3 Challenges and Opportunities in Syntheses of Si and Ge 
Nanostructures 
Despite the fact that Si and Ge nanostructures are gaining increasing popularity 
from the industry and transistor devices based on these nanostructures are promising 
candidates for new manufacturable information processing technologies “beyond 
CMOS”, there still remains a number of unsolved problems and difficult challenges 
before they can be fully adopted in the semiconductor industry. 
Firstly, most of the works thus far focused on the synthesis and applications of 
homogeneous nanostructures of Si and Ge, mainly Si and Ge nanowires. Studies on 
other structures, for example nanotubes or heterogeneous nanostructures, are not so 
extensive. Exploration of other Si and Ge nanostructures in addition to nanowires and 
nanoparticles will be important since a rich variety of Si and Ge nanostructures not 
only offers more freedom in the design and fabrication of future nanosized devices, but 
also allows the potential development of devices with new functionalities and/or 
reduced cost.  
Furthermore, an important issue in realizing applications of various Si and Ge 
nanostructures is obtaining a precise control of the key nanomaterial parameters, 
including chemical composition, structure, morphology, size etc. It is these parameters 
that determine, for example, the electronic and optoelectronic properties of the devices. 
A significant challenge for the synthesis of Si and Ge nanomaterials therefore lies with 
how to rationally control the nanostructures assembly so that their size, dimensionality, 
interfaces, and ultimately, their two-dimensional and three-dimensional superstructures 
can be tailor-made towards desired functionalities.  
  
 
5 Introduction and Motivation 
The works described in this thesis focus on the above-mentioned two aspects, i.e. 
(a) exploration of self-assembled synthesis and the possible applications of new Si 
and/or Ge nanostructures and, (b) achieving a controlled growth of Si and Ge 
nanostructures. 
1.4 Organization of Thesis 
This thesis consists of eight chapters describing studies on syntheses on new Si 
and Ge nanomaterials/nanostructures as well as attempts in achieving controlled 
nanostructure growths.  
Following the present chapter (Chapter 1) on the background of the project, there 
are two chapters reviewing the theoretical and practical information needed for the 
works carried out in this thesis. Chapter 2 gives a detailed literature survey on the 
synthesis of Si and Ge nanowires that are the most intensively researched Ge and Si 
nanostructures. The theory of the formation of anodic aluminium oxide (AAO), as well 
as the working principle of a specialized characterization technique, scanning 
capacitance microscopy (SCM), used in this project are briefly described in Chapter 3. 
There are four main chapters that discuss the experimental findings. Chapter 4 
gives a detailed description of the fabrication and characterization of a new type of 
nanostructure, germanium-silicon oxide nanotubes (GeSiOxNTs). A follow-up work on 
the oxide nanotubes is presented in Chapter 5, in which the formation of novel 
heterostructures of germanium nanowires (GeNWs) and GeSiOxNTs is discussed in 
detail. The potential application of such heterostructures in thermal rectification is also 
investigated and reported in the chapter. 
  
 
6 Introduction and Motivation 
Chapter 6 reports on a simple and cost effective method to fabricate uniform, 
high density and well-aligned silicon nanowires (SiNWs). The SiNW synthesis is 
achieved by using metal nanodot arrays as a blocking material in catalytic chemical 
etching. The metal nanodots are formed by thermal evaporation through an AAO 
template. The application of the AAO template as an evaporation mask is also utilized 
in the fabrication of regular arrays of free-standing germanium nanodots (GeNDs), 
which are presented in Chapter 7. The chapter also examines the charge trapping 
characteristics in the GeNDs and the passivation of the hole trap sites. 
Lastly, Chapter 8 summarizes the findings reported in this project. The thesis 
then concludes by suggesting a number of possible directions for future works. 
  
 
7 Literature Review 
Chapter 2 Literature Review 
Among various Si and Ge nanostructures, homogenous Si and Ge nanowires 
(SiNWs and GeNWs) are most intensively researched. While the synthesis of SiNWs 
and GeNWs encompasses a wide variety of methods and tools, the underlying 
mechanisms in many cases are remarkably similar. This chapter reviews the two 
mechanisms that have been widely used to explain the nanowire formation: the 
vapour-liquid-solid (VLS) growth in bottom-up processes and the metal-assisted 
chemical etching in top-down approaches. The details of each mechanism, as well as 
the properties of nanowires produced are also discussed. 
2.1 VLS Growth of Si and Ge Nanowires 
2.1.1 VLS Mechanism and Its Variants 
Si and Ge nanowires, though chemically different, can be synthesized through a 
common technique employing the VLS mechanism. The VLS growth mechanism was 
first proposed by Ellis and Wagner in 1964 to explain the formation of micrometer-
sized single crystal silicon wires.23 Today, the VLS mechanism has been frequently 
referred in numerous literatures and it has been extended to explain the bottom-up 
growths of NWs of other materials, for example Ge and III-V materials. 
As the name suggests, the VLS growth mechanism of nanowires involves three 
different phases, which are the vapour precursor, the liquid alloy of the reactive 
species with the catalyst (usually metal), and the solid wire. The transitions from one 
phase to the next, as well as the wire formation are made possible by the presence of 
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the catalyst, which is of prime importance and also the most prominent element of a 
VLS growth. 
In general, VLS growth of SiNW or GeNW can be divided into three stages: 
alloying, nucleation and precipitation.24 Here, SiNW using gold (Au) catalyst is 
discussed for the ease of illustration; GeNW growth and growths using other types of 
catalysts are analogous.  
a) Alloying 
Vapour precursor containing the reactive species is first introduced to the growth 
chamber. Different methods have been employed to generate the precursor that 
contains the semiconductor atoms of interest in vapour state. For chemical vapour 
deposition (CVD) systems, gaseous sources are commonly used.25,26 Generation of 
elemental Si or Ge vapour can also be achieved through physical means such as laser 
ablation in laser-assisted depositions,27 electron-beam heating on Si targets in 
molecular beam epitaxy (MBE) growths,28,29 or simply by thermal evaporation.30 
When the vapour precursor is allowed to flow over the metal catalyst, 
physisorption of the precursor on the catalyst surface occurs and this is followed by the 
subsequent incorporation of the Si atoms into the catalyst. For the case of a molecular 
precursor, a bond breaking process after the physisorption is necessary to produce free 
Si atoms before they can be absorbed into the metal catalyst. Incorporation of the 
semiconductor atoms into the metal catalyst results in the formation of a binary alloy 
whose physical state depends on its eutectic temperature, Teutectic, and the growth 
temperature. In the case of a system with low Teutectic, for example, Au-Si, the alloy is 
usually in liquid state since the growth temperature is generally higher than Teutectic. 
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b) Nucleation 
With further inclusion of the Si atoms into the Au catalyst, the atomic 
concentration of the semiconductor in the alloy increases and eventually reaches 
supersaturation. Supersaturation is a condition where the maximum percentage of Si is 
reached and beyond which Si and the Au catalyst can no longer coexist in the liquid 
state at a given temperature. Once supersaturation is reached, the composition of the 
alloy crosses the second liquidus line in the binary phase diagram (Figure 2-1) and 
enters a dual phase region, i.e. Au-Si liquid alloy and Si crystal, marking the onset of 
the nucleation of Si atoms and the nanowire growth. 
 
Figure 2-1. (a) Au-Si binary phase diagram showing the compositional and phase evolution 
during the nanowire VLS growth process. (b) Schematic depiction of the nanowire VLS 
growth. 
c) Axial Growth 
When nucleation of the Si commences, it manifests itself as crystal growth of Si at 
the alloy-substrate (i.e. the liquid-solid) interface rather than individual suspended 
solid precipitates in the liquid alloy as less energy will be involved with the crystal 
step growth as compared with secondary nucleation events in a finite volume. Once the 
Si atoms start to crystallize, further dissolution of the Si vapour into the system will 
increase the amount of Si crystal precipitating out from the alloy. As a result, the 
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existing liquid-solid interface will then be pushed forward (or upwards) and a solid 
wire grows underneath the catalytic tip. After the growth and the system cools, the 
alloy droplet will solidify and is often observed on the wire tip as a hemispherical cap. 
This metal alloy cap is commonly referred as a direct evidence of the VLS growth 
mechanism. 
2.1.1.1 VLS vs. VSS Growth 
Though most of the nanowire syntheses are usually performed at temperatures 
higher than Teutectic, nanowire growths below the eutectic temperatures have also been 
reported.31-34 This has created a long-standing controversy on whether the nanowire 
growth below the eutectic temperature involves a liquid droplet or a solid particle of 
the catalytic material. Kodambaka et al.35 addressed this issue by conducting a 
nanowire growth in a transmission electron microscope equipped with deposition 
facilities and monitoring the growth process in situ. 
Whether the nanowire growth occurs via a VLS or vapour-solid-solid (VSS) route 
can be determined from the shape of the gold alloy at the nanowire tip during growth. 
A liquid gold droplet has a smooth, almost half-spherical shape, whereas solid gold 
shows planes, edges, and pointed corners that can be easily identified. Kodambaka and 
co-workers observed that, as expected, nanowire growth above the eutectic 
temperature had a liquid droplet on top of the nanowire which clearly indicated the 
VLS mechanism was involved. However, two distinctly different phenomena were 
noted for growths below the eutectic temperature. While the VSS mechanism prevailed 
for sub-eutectic growths of small nanowires, the VLS mechanism was observed for 
nanowires of relatively large diameters. In some cases, the gold nanodroplets remained 
liquid even though the growth temperature was 100 oC lower than Teutectic. The authors 
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concluded that the catalyst state depended not only on the nanowire diameter, but also 
on the growth pressure and the thermal history.35 
2.1.1.2 SLS Growth 
The solution-liquid-solid (SLS) growth is analogous to the VLS growth process, 
with the only difference lying in the physical form of the precursor. As the name 
suggests, the precursor in a SLS process is in solution form. SLS growth was first 
explained by Buhro et al. for the fabrication of highly crystalline III-V semiconductor 
nanowires at relatively low temperatures.36 In a typical procedure, the desired 
semiconductor material is generated through a solution-based growth in which 
nanometer-scale metallic droplets catalyze the decomposition of metallo-organic 
precursors. Since Teutectic of most binary systems exceed the boiling temperatures, 
which are known as the critical points, of the conventional solvents, nanowire growth 
in solution usually requires the pressurization of the solvents. When pressurized, the 
solvents can be heated above their critical points and are not vapourized. This is 
known as a supercritical condition. The supercritical solution-phase approach was soon 
extended to the synthesis of semiconductor nanowires using mono-dispersed metal 
nanoparticles as catalyst. Si and Ge nanowires with well-controlled diameters and high 
crystal quality can be readily obtained in these cases.37-39   
2.1.1.3 Comparison of VLS (VSS) and SLS Growths 
At the present stage of development, only tentative predictions can be made about 
relative strengths and weaknesses of the different catalyzed nanowire growth methods. 
The results reported to date indicate that VLS and SLS growths are probably 
equally capable of controlling the wire diameter distributions through the utilization of 
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metal catalysts of appropriate sizes. However, since Si and Ge have higher solubilities 
in the catalyst at higher temperatures; the higher VLS growth temperatures would 
mean that the VLS catalyst nanoparticles will become more enlarged during the initial 
alloying stage than the SLS catalyst droplets. Thus, SLS growth may have an 
advantage in providing smaller-diameter nanowires. While the VLS method generally 
produces mean diameters greater than 10 nm (although there are exceptions26), SLS 
growth routinely yields mean diameters in the range of 4 nm to 10 nm.40      
Though the higher VLS growth temperatures lead to larger catalyst alloy particles 
and thus larger nanowires, they are advantageous as the VLS growth method 
apparently results in the lowest crystalline-defect populations in the nanowires. In 
addition, doping of nanowires, that is difficult to achieve in a SLS growth process due 
to the lack of compatible aqueous dopant sources, can be easily accomplished in a 
VLS growth through the introduction of gases containing the dopant (e.g., BH3 or PH3). 
Furthermore, the VLS growth method likely has more synthetic generality as 
compared to SLS growth. Not only has VLS growth allowed formation of various high 
quality nanowires such as oxides and carbides,41-48 it has also been employed to 
fabricate various 1-D structures like core-shell and axial segmented nanowires 
including nanowire superlattices.49-51 Such 1-D heterostructures are difficult to obtain 
through a SLS route.  
2.1.2 Factors affecting VLS Growth 
2.1.2.1 Catalyst 
As described earlier, the synthesis of nanowires self-assembled through the VLS 
or SLS process requires a catalyst to serve as a metallic seed for the nanowire growth. 
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The catalyst is therefore crucial as it defines the location of the growth. Also, the 
diameter, as well as the axial crystal orientation of the nanowire, as will be 
subsequently discussed, is strongly dependent on the metal seeds. One of the 
challenges faced by the VLS and SLS process is the selection of an appropriate 
catalyst. Currently, this is done by analyzing the equilibrium phase diagrams. As a 
major requirement, the material selected as a catalyst should be capable of forming a 
liquid alloy with the target material (i.e. Si for SiNW and Ge for GeNW), and ideally 
eutectic compounds should be formed. Metals, in this case, are ideal candidates. 
a) Choices of Catalyst 
The most commonly used metal catalyst for VLS and SLS growths of GeNW and 
SiNW is gold (Au), due to its ability to form Au-Ge and Au-Si alloys respectively, 
with low eutectic temperatures (361 oC for Au-Ge and 363 oC for Au-Si). The small 
values of Teutectic enable the growth of the nanowires to be performed at low 
temperature conditions such that dissociation of the gaseous reactants, such as germane, 
only takes place at the metal alloy surface, and not on the nanowire sidewalls nor on 
the surface of the substrate. This limits the growth anisotropically to the axial direction, 
resulting in nanowires with excellent uniformity in diameter. Despite the merit of 
having low growth temperatures, there is, however, a serious drawback of employing 
Au as the catalyst.  As experimentally verified, Au atoms can be incorporated into the 
nanowire during growth.53 Since Au forms deep electronic traps in Si and Ge, Au-
contaminated nanowires are generally undesirable for electronic applications. 
Lieber’s group has demonstrated that iron (Fe)-catalyzed growths of SiNW and 
GeNW are possible.27 However, the major disadvantage is that both Fe-Si and Fe-Ge 
alloys have very high eutectic temperatures, 1207 oC and 838 oC respectively. This 
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means that for the nanowire growth to take place, a high growth temperature is 
necessary. In Leiber’s experiment, the growth of SiNW occurred only for temperatures 
greater than 1150 oC, and 820 oC for the case of GeNW. 
Nickel (Ni), a CMOS-friendly metal, has been proven to promote GeNWs growth 
in supercritical toluene at temperatures as low as 410 oC, which is 352 oC below the 
lowest eutectic temperature.54 The growth mechanism is similar to the SLS mechanism 
discussed earlier. Four other CMOS-friendly metals - aluminium (Al), copper (Cu), 
indium (In) and antimony (Sb) - have also been demonstrated to be able to catalyze 
semiconductor nanowire growth.32,55-56 From a technological standpoint, these metals 
are much more attractive catalyst materials since they are standard metals in the 
CMOS process. Furthermore, the low eutectic temperatures of these metals with Si and 
Ge offer further incentive to employ them as a catalyst in the nanowire synthesis. 
While intensive works are on-going to search for alternative metal seeds, 
researchers are also exploring nanowire growths without the use of an external catalyst. 
One obvious advantage of not using a catalyst of foreign material for nanowire growth 
is the elimination of possible contamination. This has led to the discoveries of various 
metal-catalyst-free syntheses such as the oxide-assisted growth (OAG).57-60 
Interestingly, despite the absence of metal seeds in these unseeded growths, the 
nanowires obtained show striking similarity with those synthesized through the 
classical VLS mechanism. Catalyst tips, non-metallic in these cases, are observed to be 
residing on top of the wires. In other words, a self-generated catalyst formation from 
the precursor precedes the VLS growth. The self-generation of the catalyst, however, 
requires a careful selection of the starting growth materials and a good manipulation of 
the growth conditions.57-60 
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b) Catalyst Size 
Inherent in the VLS mechanism, the size of the catalyst determines the diameter of 
the grown nanowire and this has been substantiated by experimental evidence.61 This, 
however, does not necessarily mean that nanowires of any diameter can be achieved 
from catalysts of the corresponding size. 
Firstly, there exists a minimum diameter of VLS- or SLS-grown nanowires 
according to the Gibbs-Thomson equation,62 
dkTkTkT
vs 140 αµµ Ω−∆=∆     (2-1) 
where Δμ is the effective difference between the chemical potentials of Si (or Ge) in 
the vapour phase (or liquid phase for SLS) and in the nanowire, Δμ0 is the effective 
difference between the chemical potentials of Si (or Ge) in the vapour phase (or liquid 
phase) and a planar interface, Ω is the atomic volume of Si (or Ge), d is the diameter of 
the nanowire, and αvs is the specific free energy of the nanowire surface. 
Equation 2-1 shows that as the diameter of a nanowire decreases, the 
supersaturation (determined by Δμ) reduces. This means that supersaturation is not 
enough at some diameter to drive any nucleation of the nanowires. At a critical 
nanowire diameter dc, the growth of the nanowire terminates as the supersaturation 
goes to zero (i.e., Δμ = 0, given by dc = 4Ωαvs/Δμ0). Computational analyses taking 
surface, edge, and bulk energy contributions into account for a variety of Si nanowire 
structures indicated a transition from a single crystal to a poly-crystalline structure at 
diameters below 6 nm.63 This computational result is somewhat above the 3 nm value 
reported in experimental work by Lieber et al..64 
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On the other hand, though no upper limit is suggested on the size of a nanowire 
from the Gibbs-Thomson equation, growth of larger nanowires can be complicated. 
For large catalyst particles, Au as an example, the VLS growth of nanowires appears to 
be diffusion-limited as the semiconductor atoms find it difficult to diffuse through a 
larger distance to saturate the Au-Si or Au-Ge alloy. This results in a slow or limited 
growth rate for the nanowire. One solution to this problem is to enhance the diffusion 
by employing a relatively higher growth temperature, which in turn leads to more 
efficient decomposition of the molecular precursor and therefore provides a higher 
supply of Si or Ge feedstock for larger Au particles. Rapid “feeding” of the growth 
atoms, however, may cause some smaller regions of the gold clusters to reach the 
supersaturation limit, leading to growths of smaller diameter nanowires from a large 
parent gold particle.65 To avoid multiple-growths and yet at the same time affording a 
meaningful growth rate, the optimal growth temperature for catalyst of different sizes 
need to be established. It was found that, for GeNW growth by CVD using Au, the 
optimum growth temperature is almost linearly dependent on the diameter of the gold 
seeds (Figure 2-2).65 
 
Figure 2-2. Plot of the optimum growth temperature as a function of the diameter of the gold 
particle seeds for CVD growth of GeNWs.65 
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c) Methods of Catalyst Deposition 
While the size of the catalyst determines the diameter of the nanowires and affects 
the growth rate, the position of the seed defines precisely where the nanowire will 
originate. This positional dependence of the nanowire on the catalyst makes the 
deposition of the metal seeds a very crucial step for nanowire assembly and 
applications, especially for devices with complex patterns that require precise spatial 
control of the nanowires. 
EBL and IL 
The best way to pattern metal seeds for nanowire growth is through lithography. 
Since the metal seeds are usually in the range of a few to tens of nanometers, electron 
beam (e-beam) lithography (EBL) or laser interference lithography (LIL) are the 
preferred candidates as a nanopatterning tool.66,67 
Using e-beam writing systems, patterns with precise dimensions at specific 
locations can be defined since with current state-of-the-art electron optics, the electron 
beam width can routinely go down to a few nanometers. EBL, however, suffers one 
major drawback, that of low throughput. Since in an EBL process the maximum 
exposure area is just the e-beam spot, EBL is a slow process. Compared to EBL, LIL 
has a much higher throughput as the exposure area can be as large as the whole wafer. 
However, due to the nature of laser interference, only patterns with regular spacing and 
dimensions can be produced. 
Both EBL and IL, being lithographic processes, require the use of a chemical 
resist. Incomplete removal of the resist used in EBL or LIL will result in 
contamination issues. Any resist residual left on the substrate surface prior to the 
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catalyst deposition could be detrimental to the nanowire fabrication since the Au-
substrate interface is the starting site of the nanowire growth. 
AAO and PS as hard masks 
A much cheaper alternative for depositing regular arrays of metal seeds is by 
using external hard masks, such as anodic aluminium oxide (AAO) or polystyrene 
spheres (PSs).68,69 The use of AAO or mono-dispersed PSs as a template for forming 
nanosized particles is a versatile technique which is applicable to virtually any 
materials that can be evaporated or sputtered. Furthermore, the availability of PSs and 
AAOs of different structural sizes offers huge flexibility in fabrication of metal seeds 
with different diameters.70 However, similar to EBL and IL, deposition of metal seeds 
using AAO or PS is also strongly susceptible to contamination during the transfer or 
removal of the AAO template or the mono-dispersed PSs. Another drawback of this 
hard-masking method is that getting the AAO template, or a mono-layer of PS, onto 
the substrates can be quite a meticulous step which requires a lot of patience and 
caution and this makes the whole process very slow. 
Thin film deposition followed by annealing 
To form catalytic metal dots free of contamination, a thin metal film can be first 
deposited on a clean substrate, usually in a high-vacuum ambience. When annealed, 
the metal film agglomerates and results in formation of individual metal dots. There 
are, however, downsides to this method. As the agglomeration of the metal film during 
annealing is a self-assembly process, the size of the metal islands formed follows a 
statistical distribution over a certain range with the mean and variance dependent on 
both the annealing temperature and pressure.61 This gives nanowires with varying 
diameters, which are an undesirable attribute if the nanowires are to be integrated to 
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make devices or circuits, as there are strict requirements on the dimensions of each 
basic building block. Furthermore, the breaking up of the metal thin film during anneal 
depends not only on the temperature and pressure, but also on the materials used. 
Metals like titanium (Ti) will form stoichiometric compounds (e.g., TiSi2) with the Si 
substrate and may not agglomerate to form individual islands. Despite all the 
imperfections of the method, the simplicity of this contamination-free technique is still 
a popular choice to form catalytic dots for phenomenological studies. 
2.1.2.2 Effect of Temperature and Partial Pressure 
Growth of a nanowire can occur in two directions, namely the axial and radial 
directions. While axial growth proceeds at the liquid-solid interface of the metal alloy 
in the VLS process, radial growth refers to sidewall expansion of the wire stem 
resulting from direct thermal decomposition of the precursor. Though these two 
processes take place through different mechanisms, they depend on one common 
factor, that of temperature. The effect of temperature on the axial growth has been 
discussed previously in terms of supersaturation and diffusion of the precursor through 
the metal catalyst alloy. The emphasis here is on the temperature dependence of the 
radial growth. 
It is to be noted that so far most of the investigations on the temperature in the 
literature focus on CVD systems as they have a much more precise and responsive 
control over the temperature of the substrate. For conventional furnaces, especially 
those utilizing a resistive heating mechanism, the temperature control is slow and 
much less accurate. Furthermore, localized temperature probing and monitoring are 
also more complicated in the case of a furnace system. 
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For CVD systems, it has been reported that at higher temperatures, there is an 
increased rate of direct thin film deposition at the surfaces of the substrate and on the 
sidewalls of the nanowires due to enhanced decomposition of the molecular 
precursor.61,71-74 As a result of the direct film growth on the sidewalls, the nanowires 
are often tapered, i.e. a cone-like structure with a larger radius at the root and a smaller 
radius at the tip. Such a wire structure with non-uniform diameters may have profound 
implications in the subsequent application of the nanowire. The gradually changing 
diameter gives rise to, for example varying electrical resistance that may not be 
suitable for usage of nanowires in certain electronic applications. 
  
While higher temperature increases radial growth, an increase in the partial 
pressure of the reactant gases promotes axial growth and suppresses the occurrence of 
tapering.61,71,73 The increase in the growth rate due to higher pressure is consistent with 
the VLS growth mechanism. In a typical VLS process, the rate-limiting step of the 
axial growth is assumed to be the catalytic decomposition of precursor at the surface of 
the eutectic liquid, which is linearly dependent on the pressure of the growth precursor. 
Increasing the partial pressure of the precursor leads to a proportional increment in the 
rate of Si or Ge incorporation into the catalyst thus resulting in a faster axial growth. 
Figure 2-3. Variation in the 
shapes of GeNWs at different 
temperatures at 40 Torr of 
GeH4 (a) 270 °C, (b) 290 °C, 
(c) 330 °C, and (d) 360 °C.71 
Tapering of the wire becomes 
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Furthermore, in the growth of SiNW and GeNW, it is known that the radial growth of 
the nanowires is suppressed by the presence of hydrogen passivation, produced from 
the pyrolysis of the hydride precursors such as SiH4 and GeH4, at the wire surfaces.75 
This can be attributed to the fact that desorption of the hydrogen is the rate-limiting 
step of the radial growth.76 At a higher precursor pressure, the amount of surface 
hydrogen increases and this readily limits the growth rate in the radial direction, 
resulting in straighter nanowires with less tapering. 
 
Figure 2-4. Variation in the diameter and the aspect ratio of the GeNWs as (a) a function of 
pressure of GeH4 at 290 °C, and (b) a function of the growth temperature at 40 Torr of GeH4. 
Inset in (a) defines the length and the diameter of a GeNW. Tapering increases with 
temperature, but is suppressed at higher partial pressures of GeH4.71  
2.1.2.3 Ostwald Ripening and Effect of Oxygen 
An interesting phenomenon was observed when Gösele et al. synthesized SiNWs 
in an ultra clean environment.77 The Au catalyst was found to be able to diffuse from 
the smaller catalyst droplets to neighbouring larger ones, leading to wire diameters that 
change during growth. Also, since the VLS growth relies on the Au seed, the wire 
growth terminates when the Au droplet is depleted due to complete Au migration. In 
other words, the morphology of the SiNWs is fundamentally limited by Au diffusion; 
uniform, smooth and long wires cannot be grown without eliminating the Au migration. 
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Gösele et al. attributed the migration of Au to an effect known as Ostwald 
ripening. Ostwald ripening, which is sometimes jokingly referred as the “capitalistic 
principle”, is named after Wilhelm Ostwald, a chemistry Nobel laureate in 1909. 
Wilhelm Ostwald explained the effect as resulting from a decrease in total surface 
energy that occurs when atoms are transferred by a diffusion process from smaller to 
larger crystals, causing the latter to grow at the expense of the smaller crystals. The Au 
diffusion requires the efficient transport of atoms between neighbouring Au droplets. 
The transfer, however, cannot occur through gaseous diffusion because of the 
extremely low vapour pressure of Au. The movement of Au through the bulk of the 
silicon is also unlikely. The only other path is therefore through surface diffusion.78 
Gösele et al. demonstrated that by introducing a small amount of oxygen contaminant 
into the ultra clean CVD chamber, Ostwald ripening could be significantly suppressed. 
The oxygen molecules efficiently block the diffusion path of Au on the silicon surface 
and prevent the movement of gold atoms. In this case, the Au dots are rendered as 
independent of each other and smooth nanowires with uniform diameters can be 
synthesized. 
2.2 SiNWs through Catalytic Etching 
Catalytic etching is a low-cost alternative to the VLS approach for fabrication of 
SiNWs. Unlike a typical VLS growth that generally requires an expensive setup such 
as a vacuum chamber, a heating system and a pumping system etc., synthesis of 
SiNWs through catalytic etching can simply be carried out in a chemical solution at 
room temperature. In addition to the economical benefits, catalytic etching also offers 
various flexibilities that are complementary to the VLS growth method as it produces 
SiNWs with different properties which will be subsequently discussed in this chapter. 
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The synthesis of SiNWs by catalytic etching is based on the electrochemical 
properties of Si in solutions containing hydrofluoric (HF) acid. The nanowire 
formation process involves a selective metal-induced oxidation of Si atoms and the 
subsequent dissolution of the oxidized Si by the HF acid. In general, catalytic etching 
can be categorized into two groups depending on the types of etching solution used: (a) 
a one-step reaction in etchant solutions containing HF and active metal ions,79-83 and (b) 
a two-step reaction that involves the predeposition of metal nanoparticles or patterned 
films followed by chemical etching in the presence of HF and hydrogen peroxide 
(H2O2).84-90 
2.2.1  One-step Etching in Ionic Metal HF Solutions 
Large-area and high-density SiNW arrays can be produced on a Si wafer by 
simply immersing the wafer into a solution containing HF and some suitable metal 
ions. Figure 2-5 shows the vertically aligned nanowire array formed on a p-type (100) 
Si wafer at room temperature for an immersion duration of 5 minutes. The etching 
solution contains 4.6M HF and 0.01M AgNO3, which is the most frequently used ionic 
metal HF solution. Other ionic metal HF solutions that are also capable of catalytic 
etching have also been reported.80,83  
The formation mechanism of the SiNWs via catalytic etching is quite different 
from the previously discussed VLS-based routes. In essence, when a clean Si wafer is 
placed in a solution containing some metal ions (AgNO3 for example), reduction of the 
metal ions (Ag+) to metallic particles (Ag) and spontaneous oxidation of Si atoms take 
place (Equations 2-2 and 2-3). The presence of HF in the solution will subsequently 
dissolve the oxidized Si (Equation 2-4). This simple process of simultaneous metal-
seed-induced excessive local oxidation and dissolution of Si substrates allows the rapid 
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fabrication of high-quality, well-aligned SiNW arrays with large-area homogeneity and 
tunable depths under optimized etching conditions. 
Ag+ (aq) + e- →  Ag (s)     (2-2) 
Si (s) + 2H2O → SiO2 + 4H+ + 4e-     (2-3) 
SiO2 + 6HF → H2SiF6 + 2H2O    (2-4) 
 
Figure 2-5. (a) Scanning electron microscopy (SEM) micrographs of large-area SiNWs 
obtained in this project by catalytic etching in HF/AgNO3. (b) SEM image of the SiNWs at a 
higher magnification. 
As mentioned earlier, the nanowire formation proceeds first with a set of 
reduction-oxidation (redox) reactions in which metal ions are reduced to metal atoms, 
forming metallic particles or metal films. It has been generally accepted that, during 
the electrochemical redox reactions, the metallic atoms deposited on the silicon surface 
form nuclei that behave as the cathode, and the areas of Si surrounding these nuclei act 
as the anode. Since no external source of electric current is involved, the redox 
reactions are basically a spontaneous process. In other words, a positive cell potential 
ECell is required for the electrochemical process. The cell potential ECell is the sum of 
the reduction potential of the metal cathode and that of the Si anode, i.e. ECell = EM + 
ESi. Since the reactant concentrations differ from standard conditions, the reduction 
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potential at equilibrium of each electrochemical reaction can be approximated by using 
the Nernst relationship as follows:80 
( ) [ ]++= H
F
RTESHEVE HH ln/
0    SHEVEH /00.0
0 =  
( ) [ ]++= nMM MnF
RTESHEVE ln/ 0        where SHExVEM /
0 =  
( ) [ ]−−= F
F
RTESHEVE SiSi ln/
0    SHEVESi /20.1
0 −=   (2-5) 
where E0 refers to the standard reduction potentials with respect to the standard 
hydrogen electrode (SHE). The standard reduction potential of silicon dioxide (SiO2) 
to silicon (Si) (backward reaction in Equation 2-3) is -1.20V/SHE. R is the universal 
ideal-gas constant 8.314 JK-1mol-1, F is the Faraday constant = 96500 Cmol-1, T is the 
absolute temperature, n is the number of electrons being transferred in the reaction, 
and [H+], [Mn+] and [F-] are the concentrations of the hydrogen, metal and fluoride 
ions in the solution, respectively. 
The requirement of a positive ECell value for the spontaneity of SiNW formation 
implies that only metal ions with sufficiently positive reduction potentials (so as to 
give a positive sum when added with that of Si) can be employed for the catalytic 
etching. A number of ions, mostly of noble metals, have been reported to be capable of 
oxidizing Si in an aqueous solution. The compounds of these metals include AgNO3, 
Fe(NO3)3, KAuCl4, K2PtCl6, Mn(NO3)3, Co(NO3)3 and Cu(NO3)2.79-83 However, not all 
these ions are able to induce vertically aligned SiNWs (Figure 2-5). This is because, 
while the ability of the metal ions to oxidize Si is a prerequisite, the wire formation 
relies on selective anisotropic etching of Si atoms that is so far found to be possible 
only for ionic HF solutions of AgNO3 or KAuCl4. 
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Studies suggest that the formation of vertically aligned SiNWs in ionic HF 
solutions containing AgNO3 or KAuCl4 is due to the confined etch of Si predominantly 
along the vertical direction. As the etch mechanisms for both AgNO3 and KAuCl4 are 
somewhat identical, only AgNO3 is discussed here for the simplicity of illustration. 
When Si is immersed in a AgNO3/HF solution, Ag+ ions close to the Si surface 
capture electrons from the Si atoms, and are subsequently deposited in the form of 
metallic Ag nuclei on a nanoscopic scale (Figure 2-6(a)). Generally, electron exchange 
with Ag+ ions (i.e. the Si oxidation or metal reduction) is initiated at defects on the Si 
surface such as scratches, kinks, steps, etc, which are considered to be more 
chemically active than the H-terminated areas. Since the Ag nuclei formed on the Si 
surface are more electronegative than Si, they strongly attract electrons from Si and 
become negatively charged. As a result, other Ag+ ions in the vicinity of the nuclei 
preferentially obtain electrons from the Ag nuclei, and are then reduced and deposited 
around them. In other words, the Ag nuclei serve to catalyze the subsequent reduction 
of Ag ions and Si oxidation. As more Ag+ ions are reduced, the Ag nuclei grow into 
larger particles. Simultaneously, as the Si underneath the Ag particles releases as many 
electrons as are required for the reduction of Ag+ ions, excess local oxidation and thus 
the formation of SiO2 takes place underneath these Ag nanoparticles. Shallow pits 
would immediately form underneath the Ag nanoparticles, due to the etching of SiO2 
by the HF solution. The Ag particles would then enter the forming pits, as depicted in 
Figure 2-6(b).80 With the lapse of immersion duration, the Ag particles sink further 
into the deepened pits, whereas larger Ag particles that cannot enter the pits grow into 
large, branched silver dendrites that eventually cover the entire surface of the Si wafer. 
The subsequent deposition of Ag would occur on these silver dendrites, whose growth 
consumes large quantities of superfluous, silver atoms. This effectively prevents the 
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formation of a compact Ag granule film and also the growth of small Ag particles 
trapped in the pits. As the Ag particles are trapped by the pits and cannot move 
horizontally on the silicon surface, highly localized and site-specific etching of Si 
occurs underneath these trapped Ag particles. Under these circumstances, straight and 
non-interacting cylindrical pores that run perpendicular to the Si surface would be 
ultimately produced (Figure 2-6(c)), with the pore size and inter-pore separation 
depending upon the sizes and the areal density of the trapped Ag particles located at 
the bottom of the deep pores. Finally, after a sufficient etching duration, SiNWs of 
high density as shown in Figure 2-5 would remain on the Si surface. 
 
Figure 2-6. Schematic depiction of the formation of vertically aligned SiNWs on a Si surface 
in ionic AgNO3/HF solution. (a) Ag nuclei formation, (b) Ag particle growth and local excess 
oxidation, leading to pit formation, and (c) SiNWs by confined vertical etch of Si underneath 
the Ag particles (Ag dendrites are not shown). 
It has been suggested that while the nanowire length relies mainly on the 
immersion duration, the diameter of the SiNWs formed depends primarily on the 
concentrations of HF and AgNO3, as well as the solution temperature. Chen et al. have 
performed an analysis of variance to identify the individual significance of the four 
process factors, namely solution temperature, concentrations of AgNO3 and HF, and 
duration of immersion.81 As shown in Table 2-1, different combinations of the factors 
result in nanowires with different diameters and standard deviations. For example, for 
SiNWs with average diameter of about 100 nm in diameter, the etching shall be 
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conducted at 30 oC in a solution consisting of 0.02 M AgNO3 and 7.9 M HF. Chen et 
al. have also reported an average etch rate of 1 μm per minute for SiNWs of 100 nm in 
diameter. 
Table 2-1. Summary showing the relationship between the average nanowire diameter and 
standard deviation and the four process factors: temperature of the solution T, concentrations 
of AgNO3 and HF, and duration of immersion.81 
Trail 
No. 
Process factors Average 
diameter (nm) 
Standard 
deviation (nm) T (oC) [AgNO3] (M) [HF] (M) Time (min) 
1 30 0.01 4.6 20 254.46 29.15 
2 30 0.02 7.9 40 101.25 32.69 
3 30 0.04 10.4 60 152.34 54.92 
4 50 0.01 7.9 60 113.65 38.74 
5 50 0.02 10.4 20 105.05 34.61 
6 50 0.04 4.6 40 153.59 53.06 
7 70 0.01 10.4 40 176.49 43.22 
8 70 0.02 4.6 60 164.93 50.73 
9 70 0.04 7.9 20 146.97 54.24 
 
In contrast with the cases of AgNO3/HF and KAuCl4/HF, no SiNWs can be 
produced using ionic HF solutions of Cu(NO3)2, K2PtCl6, Mn(NO3)3, Co(NO3)3 or 
Fe(NO3)3. In the case of Si in Cu(NO3)2/HF or K2PtCl6/HF, the Si surface is covered 
with a Cu- or Pt-granule film that prevents the oxidized Si ions from penetrating the 
compact metal film to enter into solution.80 This obstructs the charge exchange needed 
for the redox reactions and therefore stops further galvanic displacement. On the other 
hand, strong luminescent porous Si layers are obtained with Mn(NO3)3, Co(NO3)3 or 
Fe(NO3)3, but no corresponding metal deposition takes place.79 In these instances, 
numerous micrometer-sized pillar-, cone-, or pit-like structures are formed. The 
absence of metal deposition may be due to the wet etching by HF in the solution.     
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2.2.2  Etching in HF/H2O2 with Patterned Metal Catalyst 
For fabrication of SiNW arrays by catalytic etching in AgNO3/HF and KAuCl4/HF, 
the formation of the metal islands is a self-assembled process in which small nuclei 
grow into larger metal nanoparticles. The size of such metal particles follows a 
distribution with the mean diameter dependent on the concentrations of the etchants 
and the temperature. The areal distribution of the metal particles is non-uniform since 
the initial nucleation takes place at surface defects that are stochastic in nature. As a 
result, the catalytic etching process produces SiNWs with varying sizes at random 
locations, as observed in Figure 2-5. This can have profound implications in SiNW 
applications, e.g. in nanoelectronics, where a precise control over the position and size 
of the nanowires is essential. 
One way to overcome the problem is to combine lithographic techniques to 
deposit a layer of metal catalyst of appropriate choice on the Si surface with the 
catalytic etching process, but using a solution of H2O2/HF instead. The mechanism for 
the wire formation is analogous to the case of Si in AgNO3/HF. However, unlike the 
case of an ionic metal HF solution, the reduction occurs on the strongly oxidizing 
H2O2. 
H2O2 + 2H+ + 2e-→ 2H2O          (2-6) 
The choice of metal catalyst is crucial here since it is required to expedite the charge 
transfer between H2O2 and the Si atoms underneath. It has been suggested that metals 
that are more electronegative (than Si) are suitable candidates since they tend to pull 
electrons away and thus facilitate the oxidation of the Si atoms.85 Furthermore, the 
catalyst needs to be inert to both HF and H2O2 that are present in the solution to enable 
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long etching duration in forming nanowires. Au and Ag are excellent candidates based 
on the above requirement. 
Since the oxidation/etching occurs on Si covered by the metal catalyst, the Ag (or 
the Au) film deposited has to be a “negative image” (i.e., in the surrounding areas) of 
the final SiNW arrays intended. This can be conveniently achieved by common 
lithographic techniques including nanosphere86,87 and laser interference lithography.88 
Another common patterning method makes the use of anodic aluminium oxide 
(AAO).89,90 This method is cheap and repeatable making it highly desirable for use as a 
mask for nanostructure fabrication since AAOs with a wide range of pore diameters 
and inter-pore distances can be synthesized. However, for the formation of SiNWs 
through catalytic etching, the surface exposed by the through pores of the AAO must 
be patterned as an inactive reaction layer. 
2.3 VLS and Catalytic Etching as Complementary Methods 
2.3.1 Material Types 
As discussed in the earlier section, VLS is perhaps the most versatile method for 
fabrication of SiNWs and GeNWs. In addition, various 1-D nanoscale heterostructures 
such as core-shell and axial segmented nanowires including SiGe superlattice 
nanowire have also been successfully demonstrated through VLS growth methods. On 
the other hand, nanowire syntheses by spontaneous catalytic etching are mostly 
performed on Si, but not on Ge wafers. Though formation of GeNWs by 
electrochemical etching of Ge is also possible,91 it involves an external electrical bias 
and a completely different wire formation mechanism. Unlike the case of bulk Ge 
which does not allow nanowire formation through catalytic wet etching, SiGe 
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superlattice nanowires can be produced by catalytic etching on SiGe superlattice 
substrates with thin Ge layers.92,93  
While doping of VLS-grown nanowires are achieved through incorporating gases 
containing the dopants into the growth chamber, the desired doping of the SiNWs by 
catalytic etching can be easily achieved by selecting a starting Si wafer with the 
corresponding dopant concentration. This is because, since the chemical etching is 
conducted at a low temperature (mostly at room temperature), the dopant concentration 
of the as-prepared SiNWs will likely follow that of the starting substrate as dopant in- 
or out-diffusion at such temperature is expected to be insignificant. It has been 
demonstrated that through fine-tuning of the etchant concentration, catalytic etching 
can be performed on both p- and n-Si (both from lightly- to heavily-doped) substrates 
to generate SiNWs of the same doping.82 
2.3.2 Axial Orientation 
It has been generally accepted that the crystallographic orientation of nanowires 
during the thermodynamically driven VLS process is dictated by the need to minimize 
the total free energy. This total energy consists of the ‘bulk’ energy of the nanowire, 
the liquid-solid interfacial energy and the wire-vacuum interfacial energy. Since the 
solid-liquid interface parallel to a (111) plane possesses the lowest free-energy, growth 
of large nanowires is therefore preferred along the <111> direction. The predominant 
<111> growth direction and the single (111) plane at the catalyst/wire interface (Figure 
2-7 (a)) were indeed observed on VLS-grown SiNWs with diameters larger than 20 
nm.94 On the other hand, the <110> direction is the dominant growth orientation for 
smaller diameter nanowires due to the fact that the wire-vacuum surface energy 
becomes increasingly important when the surface-to-volume ratio increases as the 
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nanowire diameter shrinks. Interestingly, <110> growth does not arise from the 
formation of a liquid-solid (110) interface. As shown in Figure 2-7(b), the catalyst-
wire interface now consists of two low energy (111) planes, whereby the <111> and 
<11−1> directions combine to yield a growth axis of <110>. Such observations are 
consistent with the thermodynamic picture of the VLS growth mechanism. For 
nanowires with intermediate-diameters, the <112> growth direction is sometimes 
observed. This transitional growth direction can be explained as (112) is a stepped 
plane between (111) and (110). The transitional range has been found to be 10 nm to 
20 nm for VLS grown SiNWs.94 For GeNWs, the predominant wire axial directions 
are also reported to be along <111> and <110>. However, there has been no report on 
the range of transition between the two preferred directions. 
 
Figure 2-7. HRTEM images of (a) an alloy-wire interface of a SiNW with a <111> growth axis, 
(b) an alloy-wire interface of SiNW with a <110> growth axis, (c) HRTEM cross-sectional 
image, and (d) the equilibrium shape for the wire cross sections predicted by Wulff 
construction.94 
While VLS growth produces nanowires having axial growth directions 
predominantly in <111>, <112> and <110> orientations (depending on the diameters 
of SiNWs), catalytic etching is capable of producing other axial orientations, making it 
not only a low cost alternative, but also a complementary approach to that of the VLS 
growth. Studies have shown that catalytic etching on various Si substrates of different 
crystal orientations exhibits a common etching along the <100> direction, though the 
exact reason for this preferred etch direction remains unclear. In other words, 
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orthogonal SiNWs are fabricated only when a Si (100) wafer is used82,84,87-89; Si 
substrates of other crystal orientations such as (110)81,86,90, (111)81,86 and (113)86 
produce slanted wire arrays. Alhough in some cases, vertical etching is observed on Si 
(111) wafers,80,86 the majority of the as-prepared nanowires are still in the preferred 
<100> directions.81 
Fortunately, it has been shown that it is possible to suppress the 
crystallographically favoured <100> direction in catalytic etching.90 Huang et al. found 
that the etching direction of a Si (110) substrate depends on the morphology of the 
deposited metal catalyst. For catalytic etching using isolated metal nanoparticles, the 
etching of Si (110) occurs along the <100> directions regardless of the size of the 
metal particles. On the other hand, in the case of a metal mesh with predefined arrays 
of holes, the etching direction depends on the lateral dimension of the catalytic metal 
film. While etching proceeds along the preferred <100> for silver meshes of smaller 
areas, <-1-10> is the dominant etching direction for large area silver meshes. The 
suppression of the <100> and the confinement to the <-1-10> direction was explained 
by the morphological effect arising from the geometric constraints of the silver mesh.90 
Transmission electron microscopy (TEM) studies showed that isolated silver 
particles could move freely and etch the Si substrate along either one of the two 
crystallographically preferred directions, i.e. <-100> or <0-10>, at random, resulting in 
lateral etching and thus the slanting nanowires. For a silver mesh, different parts of the 
mesh tend to move along the <-100> or <0-10> directions at random, depending on the 
defect sites on the surface of the substrate, the shape or profile at the edge of the silver 
pores or the silver mesh, and the interaction between the substrate and the silver 
particles. Meanwhile, the bonding of silver atoms in the metal film tends to make the 
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metal atoms move in the same direction. For small silver interconnected meshes, the 
interaction can probably extend over the entire mesh, allowing it to move in the same 
inclined direction during etching. On the other hand, if the lateral size of the mesh is 
sufficiently large so that the interaction could not extend over the whole mesh, the 
different parts of the mesh will maintain the tendencies to move along allowable 
etching directions in random. However, the silver particles in an interconnected silver 
film cannot move freely like the isolated particles. As a compromise among conflicting 
lateral etching directions (<1-10> and <-110>), the lateral motion of the large-area 
silver mesh is eliminated, and the large-area silver mesh can only move in a common 
vertical direction (<-1-10>), leading to vertically aligned <110> SiNWs. It was 
proposed that such morphological effect and geometric constraints from a catalyst 
mesh are expected to hold for Si substrates with other crystal orientions or even for 
polycrystalline Si wafers,90 offering further flexibility in the fabrication of vertically 
aligned SiNWs with desired diameter and crystallographic orientations. 
2.3.3 Nanowire Morphology 
In addition to providing SiNWs with other crystallographic orientations in the 
axial directions, catalytic etching is also capable of producing SiNWs with different 
cross-sectional shapes as compared to the VLS process that can generate only 
cylindrical wires. In a VLS growth, the wire shape is a result of minimization of total 
energy. Cylindrical nanowires (i.e. a circular cross-section) are preferred since a 
cylindrical wire stem involves least surface area, and thus least surface energy. On the 
other hand, metal-assisted etching of Si proceeds on Si areas that are covered by the 
catalyst. The as-synthesized SiNWs can thus afford to have other cross-sectional 
shapes, such as oval or fin shapes, through a careful manipulation in patterning the 
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catalyst.88 This can be advantageous for many applications. For example, fin-like 
nanowires have higher surface-to-volume ratios and would therefore have higher 
efficiencies for sensing applications. Fin shapes are also of great interest for use in 
MOSFETs in which the channel current can be more readily controlled than in planar 
or cylindrical structures.95,96 
 
Figure 2-8. SEM micrographs of regular arrays of (a) Si nanowires of oval cross-sections, (b) 
Si nanofins and (c) cylindrical nanowires obtained through laser interference lithography with 
different conditions combined with catalytic etching.88 The insets are the top-view image of 
each micrograph respectively. 
Other than allowing formation of SiNWs with different shapes, catalytic etching is 
complementary to VLS growth as it also produces SiNWs with different crystal 
qualities. In general, VLS-grown nanowires have smooth surface morphology and high 
crystal quality. The highly crystalline nanowires are thus ideal basic building blocks 
for nanoscale applications in transistors9 and photonics.97 In general, the performance 
characteristics of VLS nanowire electronics/photonics devices often rival the best bulk 
and epitaxial single-crystal semiconductors. SiNWs resulted from catalytic etching, on 
the other hand, often exhibit rough surfaces. Such an attribute, though may not be 
attractive in areas like nanoelectronics as it will result in increased scattering of the 
charge carriers and thus decreased carrier mobilities, can be beneficial to other 
applications. The rough surface, for example, may contribute to higher phonon 
scattering and lead to large enhancements in thermoelectric efficiency, making rough 
SiNWs promising materials for high-performance, scalable thermoelectric materials.17 
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Porous SiNWs can also be produced by catalytic etching using etchants of appropriate 
concentrations.82 Electrical transport measurements show that these porous nanowires 
are conductive and optical studies indicate that they can exhibit visible luminescence. 
The combination of electrical and optical properties in such a porous silicon nanowire 
structure may present new opportunities for nanoscale optoelectronic devices, in solar 
energy harvesting and conversion, and sensors. 
Summary 
In summary, this chapter reviews the two most commonly used methods for 
synthesis of Si and Ge nanowires. The VLS growth method is the more generic and 
perhaps the more popular approach. The factors affecting the VLS process and their 
effect on the resulting nanowires are also discussed. The second half of this chapter 
presents the nanowire fabrication method based on selective chemical wet etching 
assisted by metal catalysts. Though catalytic etching is limited mainly to the synthesis 




Chapter 3 Theory 
In the first half of this chapter, the formation mechanism of uniform porous anodic 
aluminium oxide (AAO), which is extensively used in this project for fabrication of 
regular arrays of nanowires and nanodots, is discussed. The second half of the chapter 
describes the operation theory of scanning capacitance microscopy (SCM). SCM is 
employed to characterize the charge-trapping characteristics of the free-standing Ge 
nanodots that are presented in Chapter 7. 
3.1 Anodic Aluminium Oxide 
The templating technique using an AAO membrane is one of the more successful 
approaches for fabricating both 0-D and 1-D nanostructures. The aforementioned 
method is widely used to synthesize nanocrystallites for various systems and materials 
with controllable sizes. There have been reports on preparation of electronic, 
photoelectric, magnetic and catalytic nanomaterials etc,68,98-102 and the popularity of 
using AAO as a template is continually growing. 
In general, as shown in Figure 3-1(a) and Figure 3-1(b), an AAO template is a 
porous membrane with a regular columnar pore structure, which is vertical to the 
substrate and parallel to each other with pore diameters ranging from several tens to 
several hundred nanometres and with a tunable aspect ratio (i.e., ratio of pore depth to 
pore diameter) typically between 10 and 1000 or more. The pore size depends on the 
chemical composition of the electrolyte, as well as the anodization voltage used in 
anodization, while the pore depth is controlled by the duration of the electrochemical 




an ideal mask for nanopattern transfer and fabrication of nanostructures. Regular 
arrays of 0-D and 1-D nanosctructures, as depicted in Figure 3-1(c) and Figure 3-1(d), 
can be readily synthesized through the AAO-templating approach. 
 
 
Figure 3-1. Scanning electron microscopy (SEM) micrographs taken at (a) a 0o-tilt view and (b) 
a 45o-tilt view of an AAO template (with barrier layer removed) used in this project. (c) SEM 
images of regular metal nanodots68 and (d) carbon nanotubes102 synthesized through the use of 
AAO templates. 
3.1.1 Anodization Process 
The AAO templates are formed via an electrochemical process that involves the 
simultaneous oxidation of the aluminium anode as well as dissolution of the 
aluminium oxide in an acidic electrolyte. The whole process is usually performed in a 
simple electrolytic cell as depicted in Figure 3-2. Aluminium is used as the anode, 




direct current (DC) bias of an appropriate value applied between them. The electrolyte 
consists of a dilute acidic solution such as sulphuric or oxalic acid. 
 
Figure 3-2. Simplified schematic of an electrolytic cell for aluminium anodization. 
3.1.2 Mechanism for Formation of Regular Hexagonal Pore Arrays 
During anodization, the DC bias applied across the electrodes produces an electric 
field which causes the negatively charged hydroxyl (OH-) ions to migrate to the anode, 
i.e. the aluminium electrode. The oxidation of the OH- ions at the anode generates 
oxygen ions (O2-) which react with aluminium to produce a layer of aluminium oxide. 
Reduction of OH- ions: 4OH- → 2H2O + O2 + 4e- or   
4OH- → 2H2O + 2O2- 
Alumina formation:  2Al3+ + 3O2- → Al2O3   (3-1) 
The formation of the oxide layer leads to two distinctive interfaces, the electrolyte-
oxide and the oxide-metal interfaces. While the reaction between OH- and O2- with 
Al3+ at the oxide-metal interface contributes to further Al2O3 growth, the dissolution of 
the oxide at the electrolyte-oxide interface results in thinning of the oxide layer.  
Al2O3 dissolution is often accompanied by the dissociation of water:103,104 




where the ratio of O2- ions to OH- ions produced cannot be determined, and n is used to 
indicate the molar ratio of dissociation of water to dissolution of Al2O3. In an electric 
field, protons and Al3+ leave the solid surface and go into the electrolyte immediately, 
while OH- and O2- tend to migrate through the oxide layer. The ejection of Al3+ cations 
can be from the oxide lattice105,106 and is often electric field enhanced.107 The final 
structure of the oxide layer depends on the relative rates of Al2O3 formation and 
dissolution, which are in turn dependent on conditions of the electrolysis and the 
chemical composition of the electrolyte used. 
In a neutral electrolyte, dissolution of Al2O3 is slow. The thickness of the oxide 
layer, d, will continuously increase if the OH- and O2- anions are able to reach the 
oxide-metal interface through field-assisted migration. On the other hand, the electric 
field strength E drops as d increases since E=U/d, where U is the applied voltage to the 
oxide layer, leading to a reduction of the migration rate of the anions. The oxidation 
process eventually stops when d approaches a critical value, dC at a corresponding 
electric field strength, EC, that is merely too weak to drive the anions through the oxide 
layer. The experimentally observed EC value is about 0.7 Vnm-1 for a near-neutral 
electrolyte.108 This is the simplest concept of the equifield strength model. 
When aluminium is anodized in an acidic electrolyte, dissolution of Al2O3 
becomes fast. In the case of a thick oxide layer, this dissolution reaction dominates in 
the process and tends to reduce the thickness of the oxide layer. On the other hand, 
when the oxide is thin, the rate of oxidization by the O2- and OH- ions, enhanced by the 
electric field, will increase. An steady state, at an oxide thickness of dE, is reached 
when the rate of oxidation equals to that of dissolution. In this case, the anodization 




3-3(a)). The dissolution rate of Al2O3 across the whole surface area, however, is 
normally uneven at nanometre scale lengths. Defects such as impurities, dislocations, 
grain boundaries, nonmetallic inclusions, and the rough surface of the original oxide 
layer can lead to fluctuation of the electric field, and thus a pit grows as an initial step 
of pore growth (Figure 3-3(b)). The thickness of the oxide layer in the pit bottom 
becomes thinner, resulting in a relatively higher oxidation rate due to the stronger 
electric field strength (leading to the enhanced migration of anions). The shape of the 
interface A’B’C’ is intended to replicate that of ABC and of the hemispherical shape, 
as often observed in AAO. Figure 3-3(c) shows the pore morphology which can 
achieve a uniform oxide thickness and, therefore, equifield strength in the entire area 
(Figure 3-3(c)). Further growth of the single pore shown in Figure 3-3(c) leads to the 
appearance of a cylindrical interface that is depicted in Figure 3-3(d). Since the field 
strength along DD’ or EE’ in the sidewalls of the pore is the same as that at the pore 
bottom, the oxide layer can move not only downwards but also sidewards. In other 
words, a single pore may continuously increase its pore diameter according to the 
equifield strength model, although this development is restricted by a high pore density. 
 
Figure 3-3. Schematic diagrams for the electric-field strength distribution in some typical 
oxide barrier layers with the electrolyte-oxide interface marked by A, B, C and the oxide-metal 
interface marked by A’, B’, C’. a) Planar oxide layer with a uniform thickness for ideal and 
defect-free aluminium. b) Planar layer with a corrosive pit. c) The surface of a corrosive pit at 
the electrolyte/oxide interface is replicated at the oxide-metal interface. d) Formation of the 




When two adjacent pores are quite separated as shown in Figure 3-4(a), they will 
expand and, as a result, the neighbouring walls will move towards each other until the 
two walls merge with a thickness of the combined wall of 2dE as depicted in Figure 
3-4(b). The pores would further shift to each other because the oxidation rate at the 
joint position, indicated as “B”, of the hemispheres must be much higher than any 
other position as OH- and O2- anions can migrate from both sides. The joint position of 
the pore base will move down to ‘‘D’’ as shown in Figure 3-4(b). In this case, the wall 
thickness between the pores, 2dW, is smaller than 2dE (Figure 3-4(c)). The final shape 
of the pore bottom is therefore one with a spherical angle 2θ < 180o, which is in 
agreement with the observed scanning electron microscopy (SEM) images shown in 
Figure 3-5(b). 
 
Figure 3-4. (a) Two neighbouring pores having a separation larger than 2dE. (b) The pores 
move towards each other to achieve a wall thickness of 2dE. (c) The pores move closer with 
2dW < 2dE (not drawn to scale) and a balanced curvature of 2θ < 180o. (d) Two neighbouring 
pores that are too close to each other and (e) their self-adjustment to increase the wall 
thickness.104 
When two neighbouring pores are too close, i.e., where d < 2dW, the pores will 




3-4(e). The thickness of any position in the range of AB to B’ is larger than dE (Figure 
3-4(d)), leading to a weaker field strength. The field-assisted oxide dissolution rate at 
these positions becomes slower than that at the positions B and below. Material 
accumulation takes place in this area and the wall between the pores increases until the 
wall thickness approaches to the balanced value of 2dW. 
 
Figure 3-5. SEM micrographs of (a) a barrier layer with hexagonally packed structure, viewed 
at a 0o-tilt, and (b) an oblique angle view of the cross-section of a typical AAO used in this 
project. 
When the self-adjustment of the inter-pore distance takes place two-dimensionally 
across the entire anodized area, a hexagonal pattern that is often referred to as a 
“honeycomb” structure can be achieved. The inter-pore distance, as well as the pore 
diameter, of the hexagonally ordered honeycomb structure is dependent on the 
anodization voltage and the acid electrolytes. It was reported that the inter-pore 
distance increases linearly with the anodization potential and that sulphuric, oxalic and 
phosphoric acids, the most commonly used electrolytes for the anodization process, 
give increasing pore diameters as depicted in Figure 3-6.70 The controllability allowed 
in the AAO parameters offers huge flexibility in obtaining nanostructures of different 
dimensions and different densities, making the AAO template an extremely attractive 





Figure 3-6. SEM micrographs of AAO templates obtained from different acid electrolytes: (a) 
sulphuric, (b) oxalic and (c) phosphoric acids.70 
3.1.3 Anodization of Al with Pre-textured Surface 
As discussed in preceding sections, the formation of AAO with the regular 
honeycomb structure is a self-assembled process, in which the pores originated from 
defects such as pits on the aluminium surface, auto-adjust their spacing to reach the 
equilibrium state. However, since defects such as pits are random in both size and 
location, the formation of regular pores with equal inter-pore spacing usually 
commences only after a long duration of anodization, resulting in an AAO membrane 
of excessive thickness. Furthermore, the thick layer of irregular AAO pores that are 
formed during the initial stage of anodization will still be present and will reside on top 
of the regular pore structure when the stage of regular pore formation is reached. As a 
result, the AAO obtained is often unsuitable for use as a mask. One way around this 
problem is to artificially create regular pits on the starting aluminium surface through 
appropriate surface texturing. In this case, the development of holes will be guided by 
the texture at the initial stage of anodization, and the self-ordering and the ordered 
channel-array architecture in long range can be expected to form spontaneously. 
3.1.3.1 Two-step Anodization 
As illustrated in the discussion on the pore formation mechanism, after a 




start to form. The regular AAO has a hexagonally close-packed structure with 
convexed pore bases. Correspondingly, the underlying aluminium surface has uniform 
arrays of concaves that are of the same size and interspacing. In other words, if 
anodization with the same conditions (i.e., similar electrolyte, anoidzation voltage etc.) 
is carried out on Al with a starting surface pre-textured with such concaves instead of 
random defects, formation of regular AAO pores is expected immediately. This is 
because, unlike the case of pore formation from random defects, any growth of the 
AAO from the concave surface requires no self-adjustment of the inter-pore distance 
as the pores are already at an optimal equal distance away from each other. 
The formation of self-ordered AAO using a two-step anodization was first 
demonstrated by Masuda et al..109 The procedures are illustrated in Figure 3-7. A first 
anodization step is carried out on degreased and electropolished aluminium for a long 
duration. The acid electrolyte and the anodization voltage are chosen according to the 
final pore size and inter-pore spacing intended. After a long first anodization stage up 
to 10 hours, regular pores start to form below the distorted pores, as depicted in Figure 
3-7(a). The as-synthesized aluminium oxide is then dissolved in a mixture consisting 
of phosphoric acid (6 wt%) and chromic acid (1.8 wt%) while leaving the underlying 
aluminium intact. The duration of immersion in the acid mixture is 14 hours to ensure 
complete dissolution of the oxide layer. After removal of the anodic oxide layer, a 
textured pattern of concaves is revealed on the surface of the aluminium substrate 
(Figure 3-7(b)). This textured aluminium is anodized again using the same electrolyte 
and anodization potential to produce a regular self-ordered AAO. The duration of the 
second anodization step varies depending on the final aspect ratio that is desired, and is 





Figure 3-7. Schematic depiction of formation of self-ordered porous AAO through a two-step 
anodization. (a) Irregular porous AAO after first anodization, (b) removal of the AAO layer, 
and (c) self-ordered AAO by second anodization. 
 
3.1.3.2 Surface Texture by Nanoimprinting 
Generation of uniform texture on the starting aluminium surface can also be 
achieved through some simple nanoimprinting process. A master mold which has a 
hexagonally arranged array of convexes can be fabricated through a standard e-beam 
lithography process.110 The substrate for the master mold needs to be suitable for e-
beam lithography on the nanometer scale and should have enough mechanical strength. 
Silicon carbide (SiC) single-crystal wafer in this case is a good candidate. When the 
master mold is pressed against an aluminium sheet, it generates an array of concaves 
on the surface of aluminium, which is the replicated negative of the convexes of the 
master. Such a concave pattern formed by mechanical deformation can act as initiation 
points and guide the growth of channels in the oxide film. Growth of regular pores 
from an array of predetermined concaves, however, requires a matching anodization 
voltage (one additional volt for an additional 2.5 nm in pore diameter, i.e. 2.5 
nm/V).111 If the anodization condition does not satisfy the requirement dictated by the 
relationship between the pore size and forming voltage, ordered growth could not be 





Figure 3-8. Effect of surface pretexturing on anodization. (a) Disordered pores formed on Al 
surface without any pretexturing. (b) Ordered pores formed from a pre-textured Al surface by 
molding with a texture internal of 150 nm. Anodization was conducted in 0.3 M oxalic acid at 
17 °C, 60 V for 36 min. Channels are arranged in a two-dimensional hexagonal configuration 
in this case. (c) Cross-sectional view of the regular channel array shown in (b).110 
 
Figure 3-9. SEM micrographs of ordered AAOs with inter-pore distances of (a) 100 nm, (b) 
150 nm, and (c) 200 nm. Anodization voltages are 40 V, 60 V, and 80 V for (a), (b) and (c) 
respectively. Anodization is conducted in 0.3 M oxalic acid at 17 °C for (a) and (b), and 0.04 
M oxalic acid at 3 °C for (c).110 
3.1.4 Ultra-Thin AAO as an Evaporation Mask 
The excellent uniformity in diameter and spacing of the pores of the ordered 
honeycomb structure of AAO membranes has made the AAO a subject of increasing 
research interest. The two-step anodization process allows the formation of an ultra-
thin yet ordered anodic porous aluminium oxide. Removal of the bottom barrier layer 
of the thin AAO by an appropriate etching step can yield through-pore membranes. 
These through-pore membranes have been extensively employed as a mask in vacuum 





Figure 3-10. Procedures of formation of metal dot arrays by evaporation through an AAO 
template: (1) coating of PMMA, (2) Al displacement, (3) removal of barrier layer, (4) transfer 
to a Si substrate, (5) removal of PMMA, (6) metal evaporation, and (7) AAO removal.    
The fabrication procedures of the dot arrays of various materials (e.g., metal) 
using AAO as an evaporation mask are schematically depicted in Figure 3-10. An 
ultra-thin self-ordered AAO of thickness, typically about 500 nm, is fabricated using 
the two-step anodization process. The anodized surface is then protected by a thin 
coating layer of poly-methyl methacrylate (PMMA) (step (1)). This is followed by the 
removal of the aluminium layer in a saturated solution of CuCl2 through a 
displacement reaction: 
 3Cu2+(aq) + 2Al(s) → 3Cu(s) + 2Al3+(aq)           (3-3) 
The bottom part (i.e. the barrier layer) of the PMMA-covered AAO is then etched in 5 




pore AAO that is encapsulated in PMMA is achieved. The PMMA layer not only 
protects the columnar AAO so that the etching only attacks from the pore bottom in 
the barrier layer removal process, but also functions as a supporting scaffold for the 
subsequent handling of the ultra-thin AAO membrane which is too delicate to be 
handled directly. The through-pore AAO (together with the covering of PMMA) can 
now be transferred to the flat surface of a substrate, e.g. a Si wafer, before the PMMA 
is slowly dissolved using acetone or chloroform (step (5)). The free-standing, through-
pore AAO membrane can now be readily used a mask in vacuum evaporation. In this 
work, regular arrays of metals nanodots (Chapter 6) and Ge nanodots (Chapter 7) were 
fabricated using this method. 
3.2 Scanning Capacitance Microscopy (SCM) 
The second half of this chapter elaborates on the underlying theory of the scanning 
capacitance microscopy (SCM) technique that is intensively used to investigate the 
charge-trapping characteristics of free-standing Ge nanodots (Chapter 7). Apart from 
SCM, other common characterization techniques which are also employed in this 
project include scanning electron microscopy (SEM), transmission electron 
microscopy (TEM), energy dispersive x-ray (EDX) analysis, scanning transmission 
electron microscopy (STEM), and x-ray photoelectron spectroscopy (XPS). However, 
the emphasis of this part is solely on SCM. This is because, unlike the other 
aforementioned common techniques, SCM is a highly specialized nanospectroscopy 
and characterization tool that is not known to many people and whose functions 
remain relatively unexplored. Some more commonly known applications of the SCM 
technique involve mapping the dopant profile in a semiconductor device and 




films.112,113 The capabilities and versatility of SCM are, however, often underestimated. 
SCM can be an especially useful microscopy/spectroscopy technique in areas of 
nanocharacterization, owing to its high spatial resolution and its ability to provide 
localized spectroscopic information.   
3.2.1 SCM Operation Principle 
3.2.1.1 Instrumentation 
SCM is one of the techniques belonging to the family of scanning probe 
microscopy (SPM) methods. The SCM is typically built on an atomic force 
microscope (AFM) platform. AFM was developed in 1986 for imaging of non-
conducting samples.114 As depicted in Figure 3-11, an AFM consists of a cantilever 
with a sharp tip at its end and with a tip radius of curvature typically on the order of 
nanometers. When the probe tip is brought into close proximity of a sample surface, 
forces that can be repulsive or attractive, depending on the distance between the tip 
and the sample, result in a deflection of the cantilever (Figure 3-11). Typically, a laser 
beam is focused on the top surface of the cantilever such that the laser spot reflected 
off the cantilever would land on a four-quadrant photodiode detector or photodetector. 
The amount and the direction of tip deflection are calculated from the displacement of 
the reflected laser spot on the photodetector. When the tip is scanned across a line on 
the sample, a feedback mechanism is employed to adjust the tip-to-sample distance to 
maintain a constant force between the tip and the sample. This can be achieved by 
mounting the cantilever probe tip or the sample on a piezoelectric scanner that moves 
the probe tip or the sample in the z direction to maintain a constant tip-sample force. 
The topographic information of an image is thus formed by the collating the 





Figure 3-11. (a) Typical setup for atomic force microscopy (AFM). (b) Force-distance diagram 
showing the different regimes of tip deflection.115 
The AFM is often operated in either a static mode or a tapping mode. In the static 
mode operation, the probe tip is brought into contact with the sample surface. 
Consequently, this technique is denoted as “contact mode”. In this case, the static tip 
deflection is used as a feedback signal. By maintaining a constant deflection, the force 
between the tip and the surface is kept constant. In tapping mode operation, the 
cantilever is driven to oscillate up and down at near its resonance frequency by a small 
piezoelectric element mounted in the AFM tip holder. Due to the interaction of forces 
(e.g.,Van der Waals force) acting on the cantilever when the probe tip comes close to 
the surface, the amplitude of the oscillation decreases as the tip gets closer to the 
sample surface. An electronic servo is usually employed to control the height of the 
cantilever above the sample so as to maintain a constant oscillation amplitude as the 
cantilever is scanned over the sample. A tapping AFM image is therefore produced by 
imaging the force of the oscillating contacts between of the tip and the sample surface. 
One major advantage of the tapping mode operation is that, unlike conventional 
contact AFM in which the cantilever just drags across the sample surface at constant 
force and can result in surface damage, tapping mode AFM is gentle enough for the 




In addition to the tip-sample force, additional quantities may simultaneously be 
measured through the use of specialized probes and setups. In the case of SCM, small 
changes in the tip-sample capacitance are measured when a conducting probe tip is 
scanned across a sample. Two images, topographic (by contact mode AFM) and 
differential capacitance (by SCM), are acquired simultaneously during a scan. As the 
two data sets are obtained together, the positional information in the topographic and 
the differential capacitance images are completely registered. SCM is therefore a 
powerful technique for two-dimensional dopant profiling as an accurate knowledge of 
the tip location on a sample can be identified by the topographical features in the AFM 
image with the dopant information provided by the SCM image.  
Given the small probe dip dimension that is required for high spatial resolution of 
the AFM/SCM measurement, the tip-sample capacitance is approximately in the range 
of attofarad (10-18 farad) or smaller.112 While measuring such a small static capacitance 
is extremely difficult, it is possible to measure a dynamic capacitance change on this 
scale. In SCM, the measurement of the tip-sample capacitance change is often 
achieved using a sensor system that is shown in Figure 3-12. At the heart of the 
detection system is an ultra high frequency (UHF) resonant capacitance sensor which 
is connected to a conductive cantilever via a transmission line. When the electrically 
resonating cantilever probe tip is brought into contact with a semiconductor sample, 
the sensor, the transmission line, the cantilever and the sample all become part of the 
resonator. Any variation in the tip-sample capacitance will load the end of the 
transmission line and change the resonant frequency of the system. Small changes in 
resonant frequency will create enormous changes in the amplitude of resonance, which 





Figure 3-12. Basic SCM detection system.117 
The SCM induces the desired capacitance variations in the sample near the probe 
tip by applying an electric field between the scanning/contacting AFM probe tip and 
the sample, using a kilohertz alternating current (ac) bias voltage applied between the 
probe tip and semiconductor sample. The probe tip alternately attracts and repulses the 
free carriers beneath it due to the alternating electric field. The alternating depletion 
and accumulation of carriers under the tip may be modeled as a moving capacitor plate. 
This is shown schematically in Figure 3-13 with an n-type semiconductor as an 
example. Under accumulation bias, majority charge carriers (electrons in the case of an 
n-type semiconductor) are attracted towards the surface. This is analogous to the 
bottom plate moving upwards. The plate separation shrinks and the capacitance 
increases. For an n-type material, the measured capacitance is therefore highest when 
the applied voltage is positive. The capacitance decreases as the bias is shifted 
negatively, as a result of free carriers being pushed away from the surface, which is 





Figure 3-13. The capacitance measured by the SCM sensor (not shown) varies as the carriers 
(electrons) move towards (accumulation) and away from (depletion) the conductive cantilever 
tip. 
The depth of depletion and hence the capacitor plate movement is determined by 
three quantities: 1) the strength of the applied field; 2) the quality and thickness of the 
dielectric (usually an oxide) between the conductive tip and the semiconductor sample; 
and 3) the concentration of free carriers in the semiconductor. The first two factors are 
easy to comprehend from the moving capacitor plate model since the capacitance 
between two plates is given by C=εA/t where ε is the dielectric constant, A is the area 
and t is the spacing between the plates. With a stronger electric field, the charge 
carriers beneath the oxide will be depleted to a greater depth and this gives rise to a 
smaller value of the depletion capacitance, CDEP. The quality and thickness of the 
dielectric (typically an oxide), on the other hand, will determine the value of the oxide 
capacitance, COX, and thus the measured capacitance variation. The third factor can be 
better explained with the aid of a schematic diagram. Figure 3-14(a) shows the 
capacitance-voltage (CV) curves associated with an n-type material at two different 
dopant levels. For a heavily doped semiconductor material, the carriers do not move 




small. The opposite is true for a lightly doped semiconductor which yields a larger 
capacitance change, δV, with the same amount of change in the applied ac bias, δV. 
As illustrated previously the amplitude of the capacitance variation yields 
information on the local concentration of dopants or charge carriers directly beneath 
the cantilever probe tip. Amplitude by its nature, however, is always positive. There is 
therefore no way to differentiate the dopant type, n or p, simply by looking at the 
amplitude of the δC, or δC/δV data. To the SCM sensor, when imaging in amplitude-
only mode, both n- and p-type materials appear the same if they have same dopant 
concentrations. Fortunately there is a distinct difference between the p- and n-type 
semiconductor CV curves. For a p-type semiconductor, the slope of the CV curve in 
depletion is negative (Figure 3-14(b)), and vice-versa for an n-type semiconductor. In 
other words, if the phase of the δC, or δC/δV signal, is analyzed, there will be an 180o 
phase difference between n- and p-type materials. By considering both the amplitude 
and phase of the δC/δV signal from the SCM sensor, it is possible to differentiate not 
only the dopant concentration but also the dopant type. 
  
Figure 3-14. (a) High-frequency CV curves for a heavily and a lowly doped n-type 
semiconductor. The amplitude of the SCM data (δC/δV) is larger for a lowly doped material 
for the same δV. The CV curves in (b) shows the δC/δV for both n- and p-type materials. 
Notice both the change in amplitude as a function of doping concentration and the phase shift 




3.2.2 SCM Operation Modes 
SCM can be operated in either the microscopic (imaging) mode or spectroscopic 
mode, with each mode intended for its specific usage. The working principles of the 
SCM for these two modes are also different as explained below. 
3.2.2.1 Microscopic Mode 
In the microscopic mode, the probe tip is allowed to scan over an area of size 
specified by the user under contact AFM. This generates a topography image of the 
sample through the AFM function. Figure 3-15(a) is an AFM topography image in a 
2D planar view of a static random access memory (SRAM) sample, which has been 
deprocessed down to the silicon level, used in this project. Its 3D reconstruction is 
shown in Figure 3-15(b). The AFM topography reveals regular arrays of “O” and “H” 
shaped structures but yields no information on either the dopant types or dopant levels.  
     
Figure 3-15. (a) 2D Topography image by AFM of the SRAM test sample used in this project, 
and (b) its reconstruction in 3D. 
During the AFM scan, an ac bias, typically of 0.2 to 2 V peak-to-peak amplitude 
and frequency 10 to 100 kHz, is superimposed on a dc sample bias (-2 to 2 V) while 




(which is proportional to the δC/δV signal as δV is kept constant during the scan; 
henceforth reference to δC/δV will also mean δC as the proportionality constant is in 
arbitrary units) as the carriers are depleted and accumulated under the influence of the 
applied ac bias. The measured signal, after further amplification with the aid of a lock-
in amplifier, is mapped to a colour table and displayed alongside with the AFM 
topography image. Output from the lock-in amplifier can be in the form of δC/δV 
amplitude and/or phase. When measured in amplitude mode, the output data are 
always positive and these give information on the dopant concentration but not on the 
dopant type. The dopant or carrier concentration is represented by the measured output 
in volts, which is typically displayed using a colour or gray scale. Figure 3-16(a) is a 
SCM amplitude image obtained together with the AFM scan shown in Figure 3-15(a). 
The bright areas correspond to lowly doped regions as the δC/δV (for the same δV) is 
larger for lowly-doped semiconductors. On the other hand, if phase mode is selected, 
n- and p-type dopants will result in opposite sign of the displayed δC/δV signal, with 
one appearing as bright and the other as dark depending on the lock-in phase. However, 
no information on dopant concentration can be inferred from this case. Fortunately, 
hybrid data, defined as δC/δV(amplitude) x (sign) δC/δV(phase), can be obtained 
through appropriate modifications of the lock-in system. They are of great importance 
since they reveal information on both the dopant type and dopant concentration. 
Figure 3-16(b) is the SCM contrast image taken using the hybrid-data mode 
showing both the type and concentration of dopant at each point on the sample. With a 
+90o lock-in phase, p-type regions produce a positive voltage (lighter colour) whilst n-
type regions show a negative voltage (darker colour). Lowly-doped materials, being 
easier to deplete, yield a higher δC/δV signal (lighter in this case) than heavily-doped 




distinct implant regions, i.e. n-type implants into the p-type epi-layer and p-type 
implants into the n-well, which are readily identifiable on the 40x40 μm scan of the 
SRAM test. These four regions are better illustrated by the section analysis, a common 
post-image processing technique, along the white line indicated in Figure 3-16(b). As 
shown in the line profile (Figure 3-17), points B and C correspond to the p-type epi-
layer and the n-well of the SRAM respectively, while points A and D are the 
respective p- and n-implant regions. 
  
Figure 3-16. SCM contrast images of the SRAM sample shown in Figure 3-15 taken in (a) 
amplitude mode, and (b) hybrid-data mode with a 90o lock-in phase. 
   
Figure 3-17. Section analysis along the white line indicated in Figure 3-16(b). The positive 
coloured regions of points A and B are the highly- and lowly-doped p-semiconductors whilst C 
and D, which display negative colours (to the left of the centre zero line), correspond to the 
lowly- and highly-doped n-type regions. It can be seen that in this situation, the polarity of the 
δC/δV signal is determined by the type of doping while the magnitude of the δC/δV is 




Microscopic mode SCM provides easy and accurate means for fast identification 
of dopant regions and/or concentrations. The high precision of the AFM scan in this 
case implies a high spatial resolution in the mapping of the dopant information, though 
in some cases, the final resolution is often limited by the depletion width of the 
semiconductor sample rather than by diameter of the cantilever probe tip.112 While 
most intensively used as a tool for 2-D dopant mapping of ion implanted 
semiconductors as demonstrated by the SRAM example, microscopic SCM has also 
found applications in a wide range of areas. It has also been widely used for MOSFET 
characterization in identifying important features, such as source/drain, source/drain 
extension, polycrystalline silicon gate, sidewall spacer and tungsten plug, and it is also 
increasingly popular for failure analysis.118-120 
3.2.2.2 Spectroscopic Mode 
In addition to the microscopic/imaging mode, SCM can also be operated in a 
spectroscopic mode. The spectroscopic capability of the SCM, sometimes also known 
as scanning capacitance spectroscopy (SCS), offers another dimension of measurement 
as it enables localized quantitative analysis. SCS has been employed in examination of 
dielectric quality,121 extraction of exact dopant concentration and interfacial trap 
density and local electrical measurements etc.122,125 In each investigation, accurate 
quantification of the measured properties can be readily obtained. 
Unlike the microscopic SCM mode, which generates both topographic and the 
dopant information by scanning a SCM probe tip across a semiconductor surface and 
simultaneously measuring the topography and the change in capacitance caused by an 
applied ac voltage, the spectroscopic mode measures the δC/δV signal strength as the 




specific location on the sample. The conductive SCM tip, instead of scanning (as in the 
case of microscopic SCM mode), remains stationary and in contact with the oxidized 
surface of the semiconductor at a specific location. This forms a MOS capacitor 
structure whose capacitance characteristics and thus the measured δC/δV, as discussed 
earlier, are determined by the oxide dielectric and the thickness of depletion layer 
(which in turn depends on the carrier concentration) in the semiconductor substrate. 
 
Figure 3-18. High frequency CV curves and the corresponding differential capacitance δC/δV 
dependence on the dc bias for (a) n-type, and (b) p-type semiconductors. 
Figure 3-18 shows the high frequency CV curves of n- and p-type semiconductors, 
with the corresponding δC/δV dependence on the dc bias shown below each set of the 
curves. The steeper slopes of the CV curve for the low carrier concentrations produce 
larger peak amplitudes in the differential capacitance. In other words, a highly-doped 
semiconductor tends to produce a small peak in the δC/δV vs. V spectrum. 
Furthermore, the positive slopes of the n-type CV curves imply that the differential 
capacitance values and δC/δV are positive. On the other hand, δC/δV values are 




of the δC/δV signal, one can now accurately calculate the dopant type and compute the 
exact carrier concentration with the aid of a standard reference (calibration) sample of 
known dopant concentration. 
 
Figure 3-19. Effect of different charges on (a) the high frequency CV curve, and (b) the δC/δV 
curve. Fixed charge in the oxide causes the CV curve to translate along the VG axis without 
distortion (red dashed curve) and the same lateral shift can be observed in the δC/δV 
characteristic. Charges that are influenced by the gate voltage causes distortion (black dashed 
curve) in the CV curve and it results in a broadening of the δC/δV.   
Since the total capacitance is also strongly dependent on the oxide dielectric, a 
δC/δV vs. V curve also yields important information on the oxide quality and can be 
used for quantification of the amount of defects such as interfacial traps, fixed charges 
etc.113,121,122 The presence of different charges in the oxide-semiconductor affects the 
high-frequency CV curves as shown in Figure 3-19 (a). Oxide fixed charges, which are 




independent of the gate bias as these charges are not in electrical contact with the 
underlying silicon nor with the gate, result in a lateral translation of the CV curve and 
a same shift of the corresponding δC/δV curve. The interfacial trapped charges, on the 
other hand, can be either positive or negative and are influenced by the gate voltage. 
Unlike the effects of the oxide fixed charges, the interfacial trapped charges do not 
produce a parallel shift of the CV. Instead they cause a stretch-out in the high-
frequency CV curve. In δC/δV data, the interfacial trapped charges manifest 
themselves as a broadening of the CV curve as depicted by the black dashed line in 
Figure 3-19(b). 
Summary 
The first half of this chapter describes the formation of AAO templates. AAO 
membranes with regular hexagonal arrangement of pores can be produced by 
anodization of Al in a simple electrolytic cell setup. The formation of the regular pores 
is possible only after a sufficiently long anodization process and the mechanism can be 
explained by an equifield model. Through pretexturing of the starting Al surface by 
nanoimprint or by a two-step anodization process, thin AAO templates with uniform 
pores can be achieved. In the second half of the chapter, the setup and working 
principle of a SCM are discussed in detail. Through careful selection of the operation 
modes, SCM can be used a power nanocharacterization tool for both microscopic 
mapping and spectroscopic analysis. 
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Chapter 4 GeNWs and GeSiOxNTs 
This chapter reports on a simple vapour phase transport method to produce either 
germanium nanowires (GeNWs) or germanium-silicon oxide nanotubes (GeSiOxNTs) 
under different growth conditions using vapour deposition on gold (Au) catalyst. 
Tubular structures of GeSiOx can be obtained by introducing an additional precursor in 
a conventional furnace system that produces GeNWs on Au-dotted Si substrate. 
Detailed characterization and analysis, both structural and compositional, of the two 
homostructures (both nanowires and nanotubes) are presented and a possible growth 
mechanism of the GeSiOxNTs via passivation of the Au cataylst is also proposed. 
4.1 Introduction 
The most common semiconductor used in the fabrication of electronic devices is 
silicon (Si). One of the key reasons is that Si has a stable oxide in the form of silicon 
dioxide (SiO2). This, together with the excellent Si/SiO2 interfacial properties, makes 
possible the electrical operation of field-effect transistor devices. However, there has 
been increasing interest in using germanium (Ge) as a channel material for future 
transistors due to its significantly higher hole and electron mobilities.126,127 Moreover, 
the exciton Bohr radius of Ge is much larger than that of Si (Ge: 24.3 nm; Si: 4.9 nm). 
This means that quantum confinement effects in Ge can possibly be achieved with 
nanostructures of relatively larger size.128 Growth of Ge nanowires (GeNWs) using 
different methods, such as laser ablation,27 supercritical fluid-liquid-solid synthesis,39 
chemical vapour deposition (CVD),61,129,130 and vapour transport131,132 have been 
investigated. Generally, these methods rely on the catalytic tip-growth process based 
on the vapour-liquid-solid (VLS) mechanism that is discussed in Chapter 2. While the 
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growth techniques and mechanisms of GeNWs are relatively well understood, studies 
on Ge-based nanotubes are not as extensive. Most reported growths of Ge-based 
nanotubes are based on the vapour adsorption on templated nanostructures such as 
porous anodic alumina133 and carbon nanotubes (CNTs).134 A self-assembly approach 
for the growth of Ge-based nanotubes remains difficult. 
In this chapter, a simple furnace setup to produce both GeNWs and GeSiOxNTs 
under different growth conditions is reported. Synthesis of GeNWs with reasonable 
density and good crystalline quality is first presented. This chapter subsequently 
demonstrates that the introduction of an additional precursor, germanium tetraiodide 
(GeI4), is crucial in affecting the growth from which nanotubes can be obtained. The 
possible growth mechanism of such tubular nanostructures is also discussed. 
4.2 Experiment and Results 
4.2.1 Sample preparation 
Both the growths of GeNWs and GeSiOxNTs used Si (111) substrates with 
nanosized gold (Au) dots which served as a catalyst for the nanostructures growths. 
Prior to the deposition of the metal catalyst, the Si substrates were ultrasonically 
cleaned in acetone followed by isopropyl-alcohol (IPA), each for a duration of 15 
minutes. The acetone was to remove organic contaminants such as grease from the 
sample surface while IPA served to eliminate any possible contaminant residues that 
might be re-deposited onto the sample surface when acetone was blown dry. The 
degreased Si wafers were then dipped in 2 wt% hydrofluoric acid for 1 minute to 
remove the native oxide (SiOx) formed at its surface. The oxide-free substrates were 
immediately transferred into a thermal evaporator (Edwards auto 306) containing high 
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purity Au wire (99.99+% purity, Goodfellow) as an evaporation source. A blanket 
deposition (Au) was then evaporated onto the Si substrate which was maintained at 
room temperature (Figure 4-1). The base pressure before the evaporation process was 
at the level of 10-7 mbar and the pressure during evaporation was about 6 x 10-6 mbar. 
Proper out-gasing (of both the boat and the source) prior to the Au evaporation onto 
the Si surface was carried out to minimize incorporation of impurities into the 
evaporated Au film. The thickness of the evaporated Au was typically 2 nm to 3 nm, as 
monitored in-situ by a quartz crystal microbalance (QCM) and verified ex-situ by an 
atomic force microscope (JEOL JSPM 5200). 
 
Figure 4-1. Block diagram of a thermal evaporation system. 
The thin gold film was broken up into individual dots (Figure 4-2 (a)) across the 
entire sample surface by annealing the Au-coated Si substrates in vacuum (~0.005 
mbar) at 400 oC for 30 minutes. It can be seen from histogram shown in Figure 4-2(b) 
that the size of the Au-dots spreads over a large range of 5 nm to 90 nm with a mean 
diameter of 40 nm to 50 nm. The size variation of the Au catalyst in this case is typical 
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and can be attributed to the self-assembly process of the dot formation from a 
continuous film that is discussed in the Methods of Catalyst Depostion, Chapter 2. 
    
Figure 4-2. (a) SEM micrograph of individual Au-dots obtained by annealing a 2 nm Au film. 
(b) Size distribution of 100 typical Au-dots randomly selected across the sample.  
4.2.2 GeNWs 
4.2.2.1 Growth Setup 
Growth of GeNWs was carried out in a three-zone furnace (Lindberg/Blue 
STF55346C). A small amount of high purity Ge powder (99.999+% purity, Sigma-
Aldrich) was loaded at the close-end of a small quartz tube while the Au-dotted Si 
substrates were placed near to the open-end of the tube as indicated in Figure 4-3(a). 
Before the wire growth, the chamber was pumped down to a base pressure of 0.01 
mbar to minimize the presence of unintended contaminating gases such as H2O and O2. 
Counter-flow of Argon (Ar) gas, at a flow rate of 100 sccm, was then introduced for 
the wire growth. The pressure during growth was constantly maintained at 2 mbar by 
an automatic metallic-throttle valve (MKS Type 253B) with PID feedback control. 
The temperature settings for the Ge powder source and the substrates are shown in 
Figure 4-3(b). Ge powders and the Au-dotted Si substrates were heated from room 
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temperature to 900 oC and 500 oC respectively in 40 minutes. Both the source and the 
substrates were then maintained at their respective temperatures for 10 minutes before 
the system was allowed to cool down to room temperature. At 900 oC, a substantial 
amount of Ge vapour would be produced from the heated Ge powder.135 The Ge 
vapour would then flow to the Au-dotted substrate region to give GeNW in the VLS 
fashion. Counter-flow of Ar in this case served to increase the residence time of the Ge 
vapour over the substrate, allowing the formation of high-density GeNWs.   
  
Figure 4-3. (a) Setup, and (b) temperature setting for GeNW growth. Both the temperature and 
the time scales are not drawn to proportions. 
4.2.2.2 Morphological and Structural Analysis 
Figure 4-4(a) and Figure 4-4(b) show the SEM (Philips XL30 FEG-SEM) images 
of the GeNWs synthesized using the described setup. The GeNWs grown have smooth 
surfaces, with minimum diameter variation along each wire. A hemisphereical Au tip, 
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shown in the inset of Figure 4-4(b), can also be observed on the tip of the wire 
demonstrating tip-based growth from the VLS mechanism. The range of the wire 
diameters is about 10 nm to 100 nm. The wire diameters match well with the sizes of 
the starting Au dots and this is expected from the VLS mechanism as discussed in 
Factors of VLS, Chapter 2. The GeNWs synthesized in this case show non-ordered 
growth on the Si (111) substrate. This seems to be in contrast with ordered GeNW 
growth synthesized through CVD processes that produced vertical GeNWs on Si (111) 
substrates.61,129,130 However, the non-ordered growth observed in this work is common 
in GeNWs grown using direct Ge vapour.27,131,132 The dependence of nanowire growth 
order (with respect to the substrate) on the precursor is a strong indication that 
precursors may play an important role in affecting the growth of the nanostructures. 
The transmission electron microscopy (TEM) (JEOL JEM 2100) image of a 
typical GeNW obtained in this work (Figure 4-4(d)) shows well-defined lattice fringes, 
indicating that the GeNW is a high-quality single crystal. No noticeable defects such as 
dislocations and stacking faults were observed. Similar to previous studies,129,131 a thin 
(~2 nm) amorphous germanium oxide (GeOx) sheath, as a result of oxidation of the 
nanowire, is also observed in the TEM micrograph. The average lattice spacing of 3.26 
Å corresponds to the d-spacing of the (111) crystal planes of Ge with a cubic structure, 
indicating that the GeNW has a preferential growth orientation in the <111> direction. 
The growth direction was further verified by the selected area electron diffraction 
(SAED) performed on the nanowire. The growth direction observed for the as-
synthesized nanowires is consistent with the reported growth direction of GeNWs 
obtained using similar132 and different methods.129,130 Such agreement is expected as 
the preferred <111> axial direction is independent of growth methods and is a result of 
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minimization of the total free energy, as discussed in the section on Axial Orientation, 
Chapter 2.  
 
 
Figure 4-4. (a) and (b) SEM images showing GeNWs with smooth surface morphology. The 
inset (scale bar 100 nm) in (b) shows the Au-tip on top of a nanowire at a higher magnification. 
(c) TEM image of several Ge nanowires, which have a uniform diameter of about 80 nm.(d) 
High resolution TEM (HRTEM) image of a single Ge nanowire showing the <111> growth 
direction and its SAED image (inset). 
4.2.3 GeSiOxNTs 
4.2.3.1 Growth Setup 
The growth of GeSiOxNTs was carried out using the setup shown in Figure 4-5(a). 
Similar Au-dotted Si (111) substrates, identical counter-flow of Ar at 100 sccm and 
growth pressure of 2 mbar were used. However, in addition to Ge powder, germanium 
tetraiodide (GeI4) powder was also employed in the oxide nanotube growth. GeI4 was 
placed outside the furnace heating zone to allow for separate controlled heating of the 
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GeI4 precursor, which was achieved by using an external heating tape whose 
temperature was monitored using a thermocouple. The setup described ensures that the 
GeI4 vapour flows over the heated Ge powder before any reaction with the Au-dotted 
Si substrate occurs. Similar to the GeNW growth, the ramp-up time for the reaction 
precursors and the substrate to their respective temperatures (Ge 900 oC, GeI4 150 oC 
and Si substrate 700 oC) was 40 minutes and the growth duration was set to 10 minutes 
(Figure 4-5 (b)). 
  
Figure 4-5. Block diagram of the experimental setup for the growth of GeSiOxNTs. 
4.2.3.2 Morphological and Structural Analysis 
The low-magnification SEM images in Figure 4-6(a) and Figure 4-6(b) show the 
general morphology and density of the nanotubes synthesized in this project. It can be 
clearly seen in these micrographs that each nanotube is a long and straight tubular 
structure without any kinks. Similar to the case of GeNWs obtained using the same 
  
 
71 GeNWs and GeSiOxNTs 
setup, the nanotubes do not show any preferred growth direction with respect to the Si 
(111) substrate. The diameters of the tubes are about 30 nm to 200 nm, while the 
lengths of the nanotubes can be as long as 10 µm. Close-up SEM examination of the 
as-synthesized nanotubes shown in Figure 4-6(c) and Figure 4-6(d) reveals a wavy 
surface on the walls of the tubular structure. In these two micrographs, the open-ends 
of the nanotubes can also be clearly observed. The absence of a metal catalyst at the tip 
of the nanotube in this case implies that neither the catalytic tip-growth that is 
responsible for the GeNW growth nor the metal-catalyzed mechanism that has been 
used to explain the formation of tubular structures of silicon136 and silica137 can be 




Figure 4-6. (a) SEM image of the as-synthesized GeSiOxNTs. (b) Close examination of the 
nanotubes reveals that each nanotube is a long, tubular structure with uniform diameter. The 
bright dots in the background are Au dots that remain on the substrate surface. (c) and (d) SEM 
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In order to study the crystallinity of the as-synthesized nanotubes, TEM analysis 
was carried out (Figure 4-7). For the TEM sample preparation, the nanotube samples 
were immersed in ethanol and subjected to sonication for 15 minutes. The sonication 
served to detach the nanotubes from the Si (111) substrates so that the nanotubes 
would be well dispersed in ethanol. One small drop of the GeSiOxNT-containing 
ethanol solution was then dripped onto a TEM carbon-copper grid. The dripping 
procedure was repeated for several times to ensure a successful transfer of the 
nanotubes onto the TEM grid. As estimated from the TEM images, the wall of the 
nanotube has a thickness of approximately 5 nm. In addition, high resolution TEM 
(HRTEM) image (Figure 4-7(b)) reveals that the walls of the tubular structures do not 
show any form of observable diffraction fringes, indicating that the nanotubes are 
essentially amorphous. The thin nanotube walls could be completely oxidized by traces 
of oxygen in the furnace and/or during the exposure to the ambient, since oxidation 
could take place from both sides of the thin (~5 nm) wall. The amorphous nature of the 
nanotubes could therefore be a result of oxidation after growth. Elimination of the 
sources of oxygen in a better vacuum and/or in-situ characterization will be required to 
determine the initial elemental content of the nanotubes when they are first formed. 
  
Figure 4-7. (a) TEM image of a single GeSiOxNT and (b) its HRTEM image. No well-defined 
lattice fringes are observed from the HRTEM image. 
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4.2.3.3 Chemical Composition 
The chemical compositions of the tubular structures were investigated by X-ray 
photoelectron spectroscopy (XPS) (UHV-VG ESCALAB 220i-XL), TEM spot energy 
dispersive X-ray (EDX) analysis and Scanning TEM (STEM)-EDX mapping. 
The Si2p and Ge3d core level XPS spectra obtained from the XPS measurement 
are shown in Figure 4-8. For the XPS measurement, the sample-analyzer distance was 
adjusted such that the signals were first collected from the substrate surface. The 
presence of any signal from the Si substrate surface would be indicated by the 
detection of the elemental silicon bonding (Si-Si) of the Si (111) substrate. The 
sample-analyzer distance was then adjusted such that the collected electrons became 
increasingly void of the contribution from the Si substrate surface. This was achieved 
by moving the focal point of the collection away from the substrate, as indicated by the 
arrows in Figure 4-8. With the disappearance of the Si-Si peak contributed by the 
substrate, one can be confident that the remaining signal belongs largely to the free 
standing nanotubes. The XPS analysis shows that the tubular structures consist of both 
Si-O and Ge-O type bondings, indicating that the nanotubes are essentially made up of 
oxidized Si and Ge. 
In order to verify the chemical composition of the tubular structure, STEM-EDX 
and TEM spot EDX analyses were carried out on a single nanotube and the 
characterization results are shown in Figure 4-9 and Figure 4-10, respectively. Both 
STEM-EDX and TEM-EDX mapping detected the presence of germanium, silicon and 
oxygen elements. The STEM-EDX mapping shown in Figure 4-9 reveals that Ge, Si 
and O atoms are uniformly distributed across the entire tubular structure, indicating 
that the nanotubes consist of oxides of both Ge and Si. 
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Figure 4-10. TEM spot EDX spectrum of a typical GeSiOxNT. The C and Cu peaks detected 
are due to the copper-carbon TEM grid used. 
An interesting phenomenon was observed during the TEM analysis after the as-
grown nanotubes were exposed to a prolonged high intensity flux from high-energy 
electron beam bombardment. When viewed at high magnifications in the TEM, the 
nanotube under observation gradually shrank and eventually collapsed into a solid 
nanowire as shown in Figure 4-11. The observed shape transformation may be a result 
of localized heating of the high-energy electron beam that has been shown to be 
capable of deforming nanostructures138 and inducing phase changes.139 Furthermore, 
the thin walls of the tubes are likely to have a reduced melting point due to 
thermodynamic size effect.140,141 The lower melting point represents reduced bond 
strengths and this may aid the observed nanotube deformation. This observed ease of 
shape transformation may lead to some potential applications in nanofluidics.142 The 
collapse of these tubes can be controlled by changing the electron flux per unit area 
(i.e., by changing the spot size and current of the electron beam of the TEM). This 
means that one has the ability to possibly control and manipulate the length and, to a 
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Figure 4-11. (a) to (c): TEM images of a single GeSiOxNT showing gradual shape 
transformation under electron beam bombardment in the TEM. The diameter gradually shrank 
from (a) 100 nm to (b) 70 nm and (c) 55 nm. Increasing surface roughness/folding were also 
observed. (d) TEM images of a GeSiOxNT of 80 nm in diameter collapsing into (e) a solid 
nanowire of 50 nm in diameter. 
4.3 Growth Mechanism 
In order to better understand the growth mechanism of the nanotubes, three 
control experiments were conducted. The detailed parameters of the control 
experiments are summarized in Table 4-1. The first experiment kept the reaction 
sources (i.e., Ge + GeI4) unchanged but a clean bare Si sample was used instead of the 
Au-dotted substrates. In this experiment, no growth of nanotubes was observed. This 
highlights that Au is essential in obtaining the tubular structures. While not restricting 
our analysis to the conventional VLS process, it is reasonable to assume that the Au 
dots either function as a catalyst or provide catalytic nucleation sites for the growth 
materials of the nanotubes. The second and third control experiments were designed to 
investigate the influence of varying precursor sources. 
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Table 4-1. Summary of experimental details on the growths of GeNWs, GeSiOxNTs and the 
control experiments. 





Ge Au-dotted Si 





Ge + GeI4 Au-dotted Si 
GeI4 (150
oC) / Ge 
(900oC) / Substrate 
(700oC) 
 
Control 1 Ge + GeI4 Bare Si 
GeI4 (150
oC) / Ge 
(900oC) / Substrate 
(700oC) 
 











Before describing the details of the second and the third control experiments, it is 
worthwhile to briefly discuss the reactions involved in a germanium-iodine system. 
For the reaction between solid Ge and GeI4 vapour, an equilibrium exists for the 
following reversible reaction: 
Ge (s) + GeI4 (g)    2GeI2 (g).   (4-1) 
It has been reported that at temperatures above 600 oC,143 the forward reaction (left to 
right of the reversible Equation 4-1) dominates and hence germanium diiodide (GeI2) 
will have a larger concentration in the reaction chamber. However, this does not 
necessarily exclude the existence of GeI4 or Ge vapour. In fact, at our reaction 
temperature of 900 oC, one will still expect ~3.6% of GeI4 to be present at equilibrium 
even if the majority of the GeI4 vapour produced is assumed to have impinged on and 
reacted with the Ge powder.143 Free energy calculation has shown that such GeI4 
vapour does not decompose to form GeI2 and free iodine (I2) when heated to a 
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temperature of less than 1700 oC. Decomposition of GeI4 to give elemental germanium 
and iodine is also unlikely at temperatures less than the melting point of Ge (939 oC) at 
reduced pressure.144 Therefore, GeI4 would remain chemically stable in vapour form at 
our growth temperature (900 oC). In addition to GeI2 and GeI4, Ge vapour could also 
be present in the furnace. This is because not only was the Ge powder loaded in large 
excess; a high vapour pressure could also be expected of the Ge powder when it was 
maintained at close to its melting point.135 The presence of Ge vapour is supported by 
the fact that elemental Ge (i.e., Ge-Ge bonding) was detected on the substrate surface 
during the XPS analysis (see Figure 4-8(a)). The germanium detected on the substrate 
surface may be a result of direct condensation of Ge vapour. 
In the second and third control experiments, GeI4 and GeI2 (99.99% purity, 
Sigma-Aldrich) were used individually as the respective sole precursor. It was found 
that neither of the two experiments yielded nanotubes nor nanowires. Together with 
the observed formation of GeNWs using only Ge powder as the vapour source as 
described earlier, the two experiments indicate that adopting either GeI4 or GeI2 as a 
sole precursor is unlikely to achieve the supersaturation condition of the Au catalyst 
that is crucial for the VLS process to occur. This may indicate that the Ge-I bond of 
GeI4 or GeI2 does not react and/or dissociate on the Au dots at our investigated 
temperature. It should be noted that Yang et al. has attributed their observed growth of 
GeNWs to the presence of GeI2 from a similar combination of Ge and GeI4.145 
However, since Yang et al.’s growth was conducted in a sealed tube with both sources 
(Ge and GeI4) heated to 1000 oC to 1100 oC, which is significantly higher than the 
melting point of Ge, the presence of Ge vapour cannot be ruled out. Furthermore, the 
higher growth temperature used in Yang et al.’s experiment might result in the 
dissociation of the Ge-I bond of GeI2/GeI4 at the Au dots. This could in turn allow 
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supersaturation of Ge and thus enable the growth of GeNWs via the VLS mechanism. 
From the test of precursors in the second and third control experiments, it is clear that 
the presence of both Ge and GeI2/GeI4 is crucial in obtaining the GeSiOxNTs. With 
these information, a growth mechanism for the nanotubes is proposed. 
Since no GeNWs were observed when a combination of Ge and GeI4 was used as 
the precursors, we have reasons to believe that either GeI2 or GeI4 might have acted as 
a passivating layer on the Au dots to prevent Ge incorporation. This passivation 
hypothesis is a necessary deduction for a couple of reasons. Firstly, the lack of GeNW 
growth from a pure GeI2 or GeI4 source demonstrates that Ge incorporation into Au is 
severely reduced or limited as no supersaturation condition is reached despite a 
significant amount of Ge-I precursor used. Secondly, since (Ge + GeI4) does not 
represent a complete reaction at our reaction temperature,143 one may expect a mixture 
of GeNWs with GeSiOxNTs, or even a hybrid heterostructure of nanowires and 
nanotubes, if the Au dots are unpassivated. Indeed, passivation of Au surfaces with 
iodide is commonly reported and the passivation hypothesized in this work may share 
common similarities.146-148 
The described passivation phenomenon also suggests that the tubes may not be 
grown via the conventional VLS mechanism and this is evident in the lack of a Au tip 
at the top of the tubular structures as mentioned earlier. Since the presence of the Au 
dots remains an essential criterion for the growth of the tubes (as evidenced by control 
experiment 1), the remaining plausible explanation of the observed growth of the 
tubular structures is possibly a vapour-solid process. Gold is essential in the growth of 
the nanotubes by acting not as a catalyst for bond dissociation of the precursors (Ge-I 
of GeI4 and/or GeI2), but to provide nucleation sites for the growth materials. Si atoms, 
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similar to the case of solid-liquid-solid nanowire growth,149,150 are most likely 
contributed from the Au-Si alloy since Si can diffuse into a Au overlayer easily,151 
while Ge atoms most likely come from some form of surface diffusion, either on the Si 
substrate surface or on the passivated Au dots structure. 
As pointed out by Kolasinski,152 even with the substantial amount of published 
work on root-growth syntheses, there is little information on the basic mechanism of 
the root-growth of nanowires/nanotubes. However, Wang et al. observed that the edge 
of the catalyst is the preferential site for the root-growth of their silicon oxide 
nanowires.149 Similarly, the edge of the Au dots in this work is expected to be the most 
active nucleation site whereby Ge atoms can react with Si as illustrated in the 
schematic diagram in Figure 4-12. The incorporation of oxygen atoms into the 
nanotubes can take place during the growth stage, or as a result of subsequent 
oxidation as discussed earlier. 
 
Figure 4-12. Schematic depiction of the growth mechanism of the GeSiOxNTs. Ge atoms at the 
rim are a result of surface diffusion from the surrounding areas of the passivated Au dot while 
Si atoms can diffuse from the Au-Si alloy interface as indicated by the arrows. Ge and Si 
atoms only react at the rim of the Au-Si interface where there are sufficient Ge atoms to result 
in the formation of the GeSiOxNTs. 
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The proposed formation mechanism requires the Au catalyst to stay on the Si 
sample surface throughout the growth. SEM image of a growth sample that has the 
nanotubes removed by sonication proves that this is indeed the case. Dense Au dots 
with diameters ranging from 20 nm to 200 nm are observed on the sample surface 
(Figure 4-13(a)). The increase in the size of the Au dots means that significant 
aggregation had occurred through Ostwald ripening,77 as discussed in Factors of VLS 
Growth, Chapter 2, and possibly aided by residual iodine153 since the original Au dots 
were only 5 nm to 90 nm in diameter (Figure 4-2). The close match between the range 
of the sizes of Au dot remaining on the sample surface and the diameters of the 
GeSiOxNTs is an added verification of the growth mechanism proposed. In addition, 
SEM-EDX (Zeiss Ultraplus FESEM with EDAX Apollo 40 SDD) analysis (Figure 
4-13(b)) performed on these Au dots remaining on the surface did not reveal the 
presence of any Ge in the Au catalyst. The absence of Ge in the Au dots is consistent 
with the proposed theory of the possible passivation which prevents incorporation of 
Ge into the Au dots.  
 
Figure 4-13. (a) SEM image showing the Au dots on the surface of a growth sample with 
nanotubes removed. The strong aggregation of the Au dots is likely to be a result of Ostwald 
ripening and can also be possibly assisted by residual iodine-induced gold fusion. (b) SEM-
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Summary 
In this chapter, growths of homostructures of GeNWs and GeSiOxNTs are 
presented. The syntheses of the two nanostructures were carried out in a conventional 
three-zone furnace using Au-dotted Si samples. GeNWs were fabricated by heating Ge 
powders which was the sole precursor to a high temperature whereby a substantial 
amount of Ge vapour would be present. The solid wires were achieved through a VLS 
tip-growth process after the Ge vapour had been incorporated into and reached the 
supersatuaration state in the Au catalyst. By introducing an additional precursor (GeI4) 
to the furnace, a high density of GeSiOxNTs was produced. The addition of GeI4 
would react with Ge to produce GeI2. GeI4 and/or GeI2 resulted in possible passivation 
of the Au dot surfaces and limited the growth at the rims of the Au dots. As a result, 
the nanotubes were grown via a root-growth mechanism. 
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Chapter 5 Heterostructures of GeNW and 
GeSiOxNT  
This chapter presents a follow-up work on the previous research that was 
presented in detail in Chapter 4. Earlier it had been demonstrated that by varying the 
chemical precursors in a furnace setup, nanosized homostructures of either GeNWs or 
GeSiOxNTs could be obtained using Si substrates covered with catalytic gold (au) 
nanodots. While GeNWs were produced using Ge powder as the sole precursor, 
GeSiOxNTs were obtained by flowing gaseous germanium tetraiodide (GeI4) over 
heated Ge powder. Reaction of gaseous GeI4 with heated Ge powder produced GeI2 
vapour. The iodide vapour resulted in the passivation of the Au catalyst, preventing the 
occurrence of supersaturation of Ge in the Au dots. The passivation leaved the catalyst 
rim as the only active sites for nucleation of both Si and Ge, and thus resulting in the 
growth of GeSiOxNTs via a root-growth mechanism. In this chapter, the follow-up 
work reports on a method to fabricate high density 1-D novel heterostructures 
consisting of germanium nanowires (GeNWs) and germanium-silicon oxide nanotubes 
(GeSiOxNTs) and the detailed investigations into their growth mechanisms. 
5.1 Introduction 
Among various semiconductor nanostructures, the 1-D nanoscale heterostructure 
represents an important area of interest to both the research community and 
semiconductor industry. Through precise control over the composition, size, and 
organization of the basic nanobuilding blocks, 1-D heterostructures can be made to 
exhibit a multitude of desirable properties. This makes them important in furthering 
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the understanding of nanoscience fundamentals and their potential applications in 
future nanoelectronics.154-159 
1-D nanoscale heterostructures have been prepared by using various methods. The 
most common synthetic strategies are the two-step or multi-step catalytic-assisted VLS 
chemical vapour deposition (CVD) and metal-organic chemical vapour deposition 
(MOCVD) growths. These methods have been extensively employed to fabricate 
segmented 1-D heterostructures.154-156 By coating an existing nanowire with another 
material of interest, coaxial heterostructures can also be readily synthesized.8,157,158,160 
Other than nanowires, another frequently used platform for heterostructure fabrication 
involves carbon nanotubes (CNTs). The perfectly concentric graphite shells of CNTs 
are an effective mould for coating or the encapsulation of various materials through 
different processes.161,162 The high surface-to-volume ratio of CNTs also makes these 
structures a suitable platform for growth/assembly of various nanoparticles or quantum 
dots.163-166 Using mixed sources, hierarchical 1-D heterostructures can also be 
fabricated through a one-step thermo-chemical method or other synthesis routes.167-169 
Other methods utilizing chemical solution,170,171 wet chemical etching,92,93 
electrospinning and calcination172 have also been reported. Each methodology is based 
on a specific mechanism which, inherent in the fabrication process, has its own 
advantages and drawbacks; this limits the final chemical, structural as well as 
morphological composition of the 1-D heterostructures. For example, the two-step or 
multi-step catalytic-assisted VLS growth of segmented nanowire heterostructures 
through CVD or MOCVD would require that the materials/systems of all the segments 
to share a common catalyst. It is therefore important to examine and explore new 
synthesis routes for other 1-D heterostructures, despite the vast amount of research 
effort in heterostructure synthesis. Here we report on a simple one-step CVD growth of 
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heterostructures of germanium nanowire and germanium-silicon oxide nanotube 
(GeNW-GeSiOxNT). Detailed characterizations, together with possible growth 
mechanisms of the nanowire-nanotube heterostructures are also presented. 
5.2 Experimental Details 
The synthesis of the GeNW-GeSiOxNT heterostructures was carried out using an 
identical experimental set-up, same reaction precursors and similar gold-dotted silicon 
substrates that were used for the growth of purely GeSiOxNT homostructures 
(described in detail in Chapter 4). However, a different temperature ramp 
rate/sequence of the growth precursors was adopted for the fabrication of the wire-tube 
heterostructures. In contrast to the case of the GeSiOxNT homostructures, whereby Ge 
and GeI4 precursor powders were heated up to and reached their respective desired 
temperatures (900 oC for Ge and 150 oC for GeI4) simultaneously, GeNW-GeSiOxNT 
heterostructures were obtained by heating the GeI4 powder using a lower temperature 
ramp rate such that GeI4 reached 150 oC approximately 3 minutes after Ge powder had 
reached 900 oC. The Ge and GeI4 sources were then maintained at their respective 
temperatures of 900 oC and 150 oC for another 7 minutes. The two different schemes 
of ramp sequence are schematically depicted in Figure 5-1. 
 
Figure 5-1. Temperature profiles of Ge and GeI4 sources and Au-dotted Si substrate for the 
growth of (a) GeSiOxNT homostructures and (b) GeNW-GeSiOxNT heterostructures. Both the 
temperature and the time scales are not drawn to proportion. 
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5.3 Results and Analysis 
5.3.1 Structural Characterization 
The low magnification SEM (Philips XL30 FEG-SEM) image in Figure 5-2(a) 
shows the general density of the as-synthesized wire-tube heterostructures. The 
diameters of the heterostructures are about 30 nm to 150 nm, while the length can be 
as long as tens of micrmeters. Similar to the GeNWs and the GeSiOxNTs obtained 
using the same setup, the heterostructures synthesized showed non-ordered growth on 
the Si (111) substrate. Interestingly, two distinct types of wire-tube heterostructures 
were observed in our growth. As depicted in Figure 5-2(b) and Figure 5-2(c), type-1 
wire-tube heterostructures typically consist of smooth wires and tubular segments, 
with the tubular portion found at the upper part of the heterostructure. Figure 5-2(d) is 
a SEM image of a typical type-1 wire-tube heterostructure taken at a higher 
magnification. It can be seen that both the solid wire and the hollow tube portions have 
smooth surface morphology and they show similar diameters. The abrupt transition 
from the wire to the tube can also be clearly observed in the SEM image. In contrast, a 
typical type-2 heterostructure (Figure 5-2(e)) consists of a solid wire at the top portion 
with the hollow tube as the lower half. In addition to the diametrically opposite 
arrangement of the wire and tube segments, a spherical ball with a diameter typically 
two times that of the wire is observed to be residing at the wire top. Such a spherical 
ball is not found at any of the type-1 heterostructures. On top of the spherical ball, 
another short tube segment is commonly observed at the tip of the heterostructure. In 
addition, it can be seen from Figure 5-2(f) that, as opposed to the smooth morphology 
of type-1 heterostructures, the surfaces of type-2 heterostructures are generally rougher. 
The rough surfaces are especially prominent for the wire segments. The different 
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structures and surface morphologies are clear indications that the two heterostructures 




Figure 5-2. (a) Low-magnification SEM image showing the general density of the as-
synthesized heterostructures. (b) and (c) SEM images of type-1 heterostructures. No spherical 
ball is observed at the wire tip. (d) SEM image showing the smooth surface morphology and 
the abrupt wire-tube junction of type-1 heterostructures. (e) SEM image of type-2 
heterostructures. Each type-2 heterostructure has a spherical ball at the tip of the solid wire 
portion. (f) Close-up view of type-2 heterostructures showing the rough surfaces. 
  
 




Figure 5-3. (a) and (b) Low-magnification TEM images of type-1 and type-2 heterostructures, 
respectively. HRTEM images of the GeNW portion in (c) a type-1 heterostructure and (d) a 
type-2 heterostructure. Both the GeNWs have a preferential <111> growth direction. (e) to (g): 
FFT patterns of the GeNW segment in type-1 and type-2 heterostructures, and the spherical 
ball at the wire-top of type-2 heterostructures, respectively. The highly diffusive FFT spot in (g) 
suggests that the ball is amorphous. (h) TEM image showing the abrupt wire-tube hetero-
junction of a typical type-2 heterostructure. The small difference in the tube and wire diameter 
at the hetero-junction is due to prolonged electron irradiation. 
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Detailed structural analysis of the wire-tube heterostructures was further carried 
out using TEM (JEOL JEM 2100). Figure 5-3(a) and Figure 5-3(b) are the low 
magnification TEM images of a type-1 and a type-2 wire-tube heterostructure, 
respectively. The smooth surface of type-1 heterostructures and the rough morphology 
of type-2 heterostructures, with the spherical ball at the wire-tip, are vividly depicted 
in these micrographs. It can be clearly seen in the TEM image in Figure 5-3(a) that 
there is a region with a darker contrast at the wire/tube junction. This contrast 
difference suggests that the wire/tube transition is mediated by a nanoparticle that is of 
a different material from the wire stem. The nature of the nanoparticle at the wire-tip 
of the type-1 heterostructure will be mentioned later in the chemical analysis 
discussion in the next subsection. High-resolution TEM (HRTEM) images (Figure 
5-3(c) and Figure 5-3(d)) of the solid wire portions reveal that wire segments in both 
type-1 and type-2 heterostrucutures have well-defined lattice fringes and are free of 
dislocations, stacking faults, and twinning defects. The average lattice spacing (3.26 Å 
for both type-1 and type-2 heterostructures) of the solid wire portion suggests that both 
wire portions are single crystal Ge growing along the <111> direction. The growth 
direction is further verified by the Fast Fourier Transform (FFT) patterns (Figure 5-3(e) 
and Figure 5-3(g)) taken at the GeNW portions. In contrast to the single crystalline 
solid wire stem, the spherical ball at the wire tip of type-2 heterostructure was found to 
be amorphous, as illustrated by the highly diffusive FFT spot on the ball (Figure 
5-3(g)). The HRTEM image (Figure 5-3(f)), taken at the wire-tube hetero-junction of a 
typical type-2 heterostructure, shows that the well-defined lattice fringes of the solid 
wire portion extend all the way to, and terminate abruptly at the hetero-junction. 
Similar to our previous findings of the GeSiOxNTs that were discussed in Chapter 4, 
the tubular part of the heterostructure is amorphous and does not show any observable 
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lattice patterns. The amorphous nature of the hollow oxide tube, as well as the oxide 
sheath surrounding the solid Ge wire, of the heterostructure is likely to be a result of 
post-growth oxidation as discussed in our previous studies. The small difference in the 
tube and wire diameter at the hetero-junction (shown in the HRTEM image in Figure 
5-3(f)) is a direct consequence of prolonged electron irradiation. The electron 
irradiation effect has been shown to be able to alter the shape of the oxide nanotubes 
especially at high electron density fluxes.  
5.3.2 Chemical Composition 
The chemical compositions of the wire-tube heterostructures were investigated by 
TEM-EDX and STEM-EDX mapping. STEM-EDX mapping (Figure 5-4) of a typical 
type-1 wire-tube heterostructure shows that the tip of the solid GeNW segment 
consists mainly of Au (Figure 5-4(e)). The chemical composition of the wire tip is 
further verified by TEM spot EDX analysis, which detected the strong presence of Au 
(Figure 5-4(f)). The presence of the Au tip suggests that the GeNW portion is grown 
via a catalytic tip-growth process through the VLS mechanism. As shown by the 
STEM-EDX mappings in Figure 5-4 and Figure 5-5, the solid wire portions of both 
types of wire-tube heterostructures are essentially Ge and the tubular segements are 
GeSiOx. The STEM-EDX mapping (Figure 5-5) of a typical type-2 wire-tube 
heterostructure detected strong signals of Ge, O and Si in the spherical ball at the wire-
tip, and the chemical composition of the ball was further verified by the TEM spot 
EDX (Figure 5-6). Quantitative EDX analysis showed that the ball consists of 
approximately 57.6% Ge, 9.6% Si and 32.8% O, implying that the ball consists of 
largely oxidized germanium and a small amount of oxidized silicon. It must be 
mentioned explicitly that no Au is detected in the ball. This necessarily implies that the 
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GeNW segment in the observed type-2 heterostructure is unlikely to be synthesized via 
the Au-catalyzed VLS mechanism, which is responsible for the growth of the GeNW 




Figure 5-4. (a) Bright-field image of a type-1 heterostructure and STEM-EDX mapping of (b) 
Ge, (c) Si, (d) O and (e) Au respectively. (f) TEM spot EDX spectrum at the wire tip showing 
the strong presence of Au. The Au-tip suggests that the growth of the GeNW segment is likely 
to be a result of the Au-catalyzed VLS process. 
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Figure 5-5. STEM-EDX mapping of (b) Ge, (c) Si and (d) O in a typical type-2 heterostructure 
shown in (a). 
 
Figure 5-6 TEM spot EDX spectrum of a typical spherical ball at the tip of a type-2 
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5.4 Growth Mechanism 
In order to elucidate the growth mechanisms of the heterostructures of GeNW-
GeSiOxNT, it is necessary to briefly mention the growth conditions in obtaining only 
GeSiOxNTs. GeSiOxNTs were produced by heating GeI4 and Ge powders 
simultaneously and ensuring that both precursors reached their desired growth 
temperature (150 oC for GeI4 and 900 oC for Ge) at the same time. The GeNW-
GeSiOxNT heterostructures were produced by simply reducing the temperature ramp 
rate for the GeI4 such that the desired temperature of 150 oC was achieved only 
approximately 3 minutes after Ge had reached 900 oC. In other words, Ge powder was 
held at an elevated temperature of 900 oC before the onset generation of any GeI4 
vapour. This provided a short but important window period whereby the furnace 
contained primarily Ge vapour (shaded region in Figure 5-7). 
 
Figure 5-7. Temperature profiles of Ge and GeI4 sources and Au-dotted Si substrate for the 
growth of the wire-tube heterostructures. The shaded region represents the short window 
period whereby the furnace chamber contains primarily Ge vapour. 
In the short window period, the thermally generated Ge vapour, together with the 
Au-dotted Si substrate, resulted in the GeNW formation through the well-known 
metal-catalyzed VLS process (Figure 5-8, stage i). Growth of nanowires within this 
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short time frame is not unexpected given the relatively high growth rate of the wires 
(approximately 1 to 2 µm per minute) observed in other reported works using a similar 
set up.132,145 Following the GeNW growth via Au-catalyzed VLS, GeI4 vapour was 
produced subsequently. The flow of GeI4 over the heated Ge resulted in the formation 
of GeI2 vapour. The GeI2 (or some unreacted GeI4) vapour would result in the 
passivation of the Au nanoparticle at the wire tip, preventing any further incorporation 
of Ge into the Au catalyst and thus inhibiting the growth of the GeNW. From this point 
onwards, growth of GeSiOxNT could proceed from the rim of the passivated Au 
catalyst (Figure 5-8, stage ii), similar to the growth of the GeSiOxNTs on Si substrates. 
 
Figure 5-8. Schematic depiction of the growth mechanism of type-1 heterostructures. (i) 
GeNWs are formed via the Au-catalyzed VLS mechanism during the 3 minute window period 
where only Ge vapour is present in the growth chamber, followed by (ii) passivation of the Au-
dot and the subsequent growth of the GeSiOxNT when GeI4/GeI2 are produced. 
While the growth mechanism of type-1 heterostructures is relatively straight-
forward and easy to visualize, the formation of the type-2 heterostructures is not as 
intuitive. Since no Au was found at the tip of the wire portion, the conventional metal-
catalyzed VLS mechanism for the GeNW growth can be ruled out. Careful 
examination of the statistics of different type-2 heterostructures across the sample 
revealed that the length of the solid wire under the spherical ball varies. In some 
  
 
95 Heterostructures of GeNW and GeSiOxNT 
heterostructures, a spherical ball or even an incomplete ball could be observed without 
any adjoining wire (Figure 5-9 (c)). This is a clear indication that the formation of the 
Ge wire proceeds only after the complete formation of a spherical ball. 
 
Figure 5-9. SEM images showing (a) an incomplete GeOx ball, (b) a complete spherical ball 
near the tube open-end, (c) the initial wire growth, and (d) further OAG-GeNW growth 
underneath the GeOx ball. 
 
Figure 5-10. Growth mechanism of type-2 heterostructures. GeSiOxNT is formed first from the 
passivated Au-dot (stage (i)). Condensation of GeOx (stage ii) near the tube open-end results in 
the formation of a spherical GeOx ball (stage iii), which in turn gives rise to the GeNW 
through oxide-assisted growth (OAG) (stage iv). 
Lee et al. has demonstrated that, besides metals, oxides are also able of inducing 
the nucleation and growth of nanowires.173 Various nanowires, including Ge,174 have 
  
 
96 Heterostructures of GeNW and GeSiOxNT 
been synthesized using this oxide-assisted growth (OAG) mechanism. The presence of 
the spherical ball with a large concentration of GeOx leads us to conclude that the Ge 
wire of the type-2 heterostructure is grown via the OAG mechanism. A growth 
sequence for the type-2 heterostructures is therefore proposed and schematically 
depicted in Figure 5-10. Due to the brief exposure to the Ge vapour, it is likely that 
some Au dots, especially the larger ones, may not have reached the supersaturation 
condition required for VLS growth to proceed. Following the flow of the iodide vapour 
subsequently, these Au dots will then be passivated by GeI2/GeI4, thereby enabling the 
growth of GeSiOxNT (stage i) to take place. During the growth process, Ge/GeOx 
evaporated from the Ge powder surface will start to condense at the inner walls of the 
tubular structure near the open-end of the oxide nanotube (stage ii). Continual 
condensation of the GeOx vapour will eventually result in the formation of the 
spherical GeOx ball (stage iii). The formation of these sphere-like nanoparticles near 
the tip end, or at the inside of a tube, through direct condensation had been reported, 
and it was also suggested that such nanoparticles would serve as energetically 
favorable sites for further vapour adsorption.175 The observation of the presence of a 
GeOx ball with a Ge wire for the type-2 heterostructure (and never vice versa) led us to 
conclude that the nanoball is the origin for the subsequent growth of the solid GeNW 
via the OAG mechanism. The eventual shape of the nanoball can be a result of surface 
energy minimization, if it is in a semi-molten state during the growth process. The 
growth of the GeNW will then proceed by incorporation of Ge/GeOx vapour on the 
nanoball, followed by the nucleation and growth of the wire from beneath the ball 
(stage iv). The wavy structure seen in Figure 5-3(b) is a likely consequence of the 
spheroidization process that is frequently observed in nanowires by OAG.176,177 We 
should also add that, the coexistence of OAG and metal-catalyzed VLS growth of 
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nanowires in a single experimental setup, as we have proposed, is not uncommon.177 
Having said that, it is important to highlight that we can obtain pure GeSiOxNTs 
without any heterostructures with GeNW (grown via VLS or OAG) despite using the 
same combination of Ge + GeI4. We have tested and confirmed the repeatability of 
both experiments (pure GeSiOxNTs and GeNW-GeSiOxNTs heterostructures) with 
numerous experiments and we attribute the difference in the type of structures grown 
to the change in the temperature ramp up conditions of the Ge and GeI4 precursors. 
It is now important to discuss the detailed effects of varying the temperature ramp 
rate of the precursors. In type-1 heterostructures, the explanation is straight forward 
given that the GeNWs will grow before the GeSiOxNTs as a result of the brief 
exposure to pure Ge vapour. The growth of nanoballs (hence type 2 heterostructures) 
must, however, be similarly a direct consequence of varying the temperature ramp rate 
since pure GeSiOxNTs can be obtained consistently otherwise as discussed in Chapter 
4. We therefore believe that there is an enhanced amount of GeOx vapour in our 
current setup that allowed the growth of the nanoballs. It is possible that the GeOx on 
the Ge powder surface can react with GeI4, thereby limiting the amount of GeOx 
vapour in the case of pure GeSiOxNT. In contrast, when the temperature ramp rate for 
the iodide is reduced, there is sufficient time for the generation of the GeOx vapour 
during the short window period. A low melting point, with the aid of counter flowing 
argon, may help to increase the residence time of the GeOx vapour in the chamber. We 
have attempted to verify this hypothesis by conducting a control experiment in a two-
step manner. Si substrates with pre-synthesized pure GeSiOxNTs were loaded for a 
furnace growth using Ge powder only. We obtained identical spherical balls inside the 
as-grown tubes in the control experiment. However, we have noticed that very few 
solid wires were found in this case. Although getting the right amount of Ge powder 
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may be a crucial factor, we believe that the growth of Ge wires in the type-2 
heterostructures can also be contributed from the germanium iodide compounds since 
we do not expect the nanoballs to be passivated. 
5.5 Application in Thermal Rectification 
As inspired by the invention of nonlinear solid-state devices, such as diodes and 
transistors, that marked the onset of modern electronics, there has been growing 
interest in search of materials and devices that can control heat conduction at the 
nanoscale. Heat transport in one dimension, as noted by Peierls,178 can be anomalous, 
and the breakdown of Fourier’s law in 1-D systems may be coupled with extraordinary 
nonlinear thermal effects,179 including rectification. Nanowires and nanotubes are 
nearly 1-D and thus ideal materials/structures for exploring thermal rectification 
effects. However, for unmodified nanotubes with uniform mass distribution whose 
thermal conductivity is dominated by phonons,180,181 the thermal conductance is 
symmetric (i.e., independent of the direction of axial heat flow). In other words, a 
suitable 1-D inhomogeneous medium would be required for the studies on asymmetric 
thermal propagation and this can be achieved by modifying existing uniform 1-D 
nanostructures so that they assumed a non-uniform axial mass distribution.182 The 
modification, however, involves a highly-localized in-situ non-uniform deposition of 
foreign material, an intricate and expensive process that may not be readily available. 
The axially non-uniform heterostructures of GeNW-GeSiOxNT are preferred 
candidates in this aspect given the ease and low cost in the wire-tube fabrication. 
In this work, individual wire-tube heterostructures were placed on a custom 
designed microscale thermal conductivity test structure/fixture, with the aid of a piezo-
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driven nano-manipulator operated inside a scanning electron microscope. The nano-
manipulator was utilized as it is a contamination-free tool that works with extremely 
small objects (nanosized wire-tube heterostructures in this case) and provides 
nanoscale precision in manipulation. The test fixture, as shown in Figure 5-11(b), 
incorporates independently suspended SiNx pads, with symmetrically fabricated 
platinum (Pt) film resistors serving as either heaters or sensors. The wire-tube was 
loaded onto the test structure/fixture such that one end of the wire-tube was bonded to 
the heater, the other end was bonded to the sensor, and the hetero-junction of the wire-
tube was suspended in the vacuum in between as shown in (Figure 5-11(d)). 
 
 
Figure 5-11. Placement of an individual wire-tube heterostructure for thermal rectification 
measurements. (a) A nano-manipulator, operated inside a SEM, picks up an individual wire-
tube and loads it onto (b) a customized thermal conductivity test structure/fixture. (c) SEM 
image showing one wire-tube that has been successfully transferred to the test structure/fixture, 
with its higher magnification shown in (d). 
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Figure 5-12. Equivalent circuit representation of the thermal conductance measurement setup. 
The equivalent circuit representation of the thermal conductance measurement 
setup for thermal conductance measurements is depicted in Figure 5-12. A known 
power P was supplied to the heater (left side SiNx) while resistance changes of the 
heater and sensor were used to determine the resulting temperature changes of the 
heater (∆Th) and sensor (∆Ts) pads. The thermal conductance Gwt (from wire to tube) 
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where Rwt and Rb2 are the thermal resistances of the heterostructure (from wire to tube) 
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where Gwt is the thermal conductance of the heterostructure when heat flows from the 
wire to the tube end, and Gb2 = 1/ Rb2 is the thermal conductance of the right side 
sensor beam (right side SiNx). Similarly, by reversing and applying the power P on the 
























∆     (5-4) 
where Gtw is the thermal conductance of the heterostructure when heat flows from the 
tube to the wire end, and Gb1 = 1/ Rb1 is the thermal conductance of the left side sensor 
beam (left side SiNx). It is now apparent that the slope of the ∆Ts vs. ∆Th curve is 
proportional to the absolute thermal conductance G of the heterostructure for a uniform 





GGionrectificat    (5-5) 
Here the demoninator is arbitrarily chosen to be Gtw. It was found that similar 
rectification results of the heterostructure were obtained using Gwt as the demoninator.  
Figure 5-13(a) to Figure 5-13(c) show three GeNW-GeSiOxNT heterostructures  
that were successfully loaded across the electrodes of the test structure/fixture. The 
respective thermal rectifications were found to be 5.2%, -6.0%, and 4.9%. The arrow 
in each figure denotes the direction of heat flow from which a higher thermal 
conductance was observed. While Figure 5-13(a) and Figure 5-13(c) both indicate a 
higher thermal conductance from the wire to the tube segments, Figure 5-13(b) 
represents the opposite case of the rectification as a higher thermal conductance was 
observed when heat flowed from the tube to the wire regions.  Figure 5-14 shows, in 
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detail, the relation of ∆Th versus ∆Ts for the GeNW-GeSiOxNT shown in Figure 
5-13(a). The GeNW-GeSiOxNT in this case gives Gwt and Gtw values that differ by 
5.2%, well above the measurement uncertainty of ~1%. 
 
Figure 5-13. (a) to (c) SEM images showing three GeNW-GeSiOxNT heterostructures 
connected across the sensor/heater electrodes. The measured rectification for the three 
heterostructures was 5.2%, 6.0% and 4.9% respectively. The arrow in each image denotes the 
direction of heat flow from which a higher thermal conductance was observed. 
 
Figure 5-14. Graphical representation of ∆Th and ∆Ts for the GeNW-GeSiOxNT shown in 
Figure 5-13(a) obtained from the heat flows from wire to tube and vice versa. The solid lines 
are best fit slopes. For clarity, only data collected over a limited range of ∆Th and ∆Ts are 
shown. 
It is now important to examine the origin of the observed thermal rectification. 
Firstly, it must be pointed out that the thermal conductances for both pure GeNWs and 
GeSiOxNTs were found to be symmetric and showed negligible thermal rectification. 
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The observed thermal rectification in the wire-tube structure is therefore a result of the 
entire heterostructure, not arising from just the wire or the tubular segment. An 
asymmetric geometrical shape can, in principle, introduce asymmetric boundary 
scattering of phonons, whereby the thermal conductance can be reduced in one 
direction while it is increased in the other direction. In this scenario, thermal 
conductance is higher when heat flows from a narrow region to a wide region. 
However, for our wire-tube heterostructures, the asymmetry is not reflected as a 
narrow-to-wide region but as an interface between a solid wire and a hollow tubular. 
Furthermore, there is no fixed direction of higher thermal conductance with respect to 
the wire or the tube portions. Another possible explanation could be related to the 
soliton theory. Solitons are nonperturbative solutions of non-linear systems and are 
present in nanotubes as suggested by theoretical works.183,184 They are localized 
particle-like entities that can collide with each other without changing shape, and 
asymmetry of heat flow for an inhomogeneous medium is a common feature for a 
general class of soliton models.185-187 Most importantly, asymmetry can arise from 
non-uniform mass distributions and the direction of the thermal rectification is always 
positive when heat flows from high-mass to low-mass regions, as observed in the case 
of mass-modified CNTs.182 The soliton model is consistent with the GeNW-GeSiOxNT 
heterostructures shown in Figure 5-13(a) and Figure 5-13(c), but contradicts with the 
result obtained from the wire-tube shown in Figure 5-13(b). One possible reason could 
be that the soliton model is only applicable to nanotubes, and not to the heterostructre 
with the solid wire portion. Obviously, more refined models of soliton transport in the 
wire-tube heterostructure, taking into account the effects of geometry, asymmetric 
boundary scattering of phonons and mass distributions, or completely new models are 
needed in this case. 
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Summary 
A simple method has been developed to fabricate high density 1-D 
heterostructures of GeNW-GeSiOxNT using a basic furnace set-up and a well-chosen 
temperature ramp rate/sequence of the growth precursors. The synthesis gives rise to 
two types of wire-tube heterostructures via distinct growth mechanisms. Type-1 
heterostructure is formed by the growth of a GeNW via Au-catalyzed VLS growth, 
followed by the subsequent passivation of the Au tip and the growth of the GeSiOxNT. 
Type-2 heterostructure is obtained by the growth of a GeNW via the OAG mechanism 
inside a hollow tube from the top end, thereby resulting in the wire-tube heterojunction. 
Thermal conductance measurements on the wire-tube have shown a substantial 
degree of thermal rectification across the heterostructure. However, since there is no 
fixed direction for a higher thermal conductance, the existing soliton model, whereby 
the direction of the thermal rectification is always positive when heat flows from high-
mass to low-mass regions for structures with non-uniform mass distributions, cannot 
be used. To explain the observed thermal rectification in the wire-tube heterostructures, 
more refined models of soliton transport in wire-tube heterostructure, taking into 
account the effects of geometry, asymmetric boundary scattering of phonons and mass 
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Chapter 6 Well-aligned and Uniform SiNWs 
by Catalytic Etching 
Silicon nanowires (SiNWs) form an important group of 1-D nanostructures. The 
abundance of Si as a material and the widespread use of its semiconducting properties 
make Si nanostructures extremely attractive in a wide range of applications. Much 
attention has been devoted to SiNWs as they have been regarded as an important 
platform for future technological revolution. Potential applications of SiNWs have 
been demonstrated in areas of electronics, optoelectronics, sensors, photovoltaics and 
thermoelectrics.13,15-17,188-192 For both phenomenological studies and the 
implementation of practical applications of SiNWs, fabrication of regular arrays of Si 
wires, with precise control of the crystallographic orientation, dimension and density 
will be of great value. The ability to achieve this fine control remains a key challenge 
in the fabrication of SiNWs. This chapter presents a simple and cost effective method 
to fabricate high density, well aligned SiNWs using chemical wet etching. Metal 
nanodot arrays, formed by thermal evaporation through an AAO template were used as 
a hard mask in the catalytic etching process. The approach of using AAO-templated 
metal nanodots as a hard mask offers significant advantages over the conventional 
lithography based techniques and other self-assembled patterning methods in terms of 
cost and controllability. 
6.1 Introduction 
As mentioned in Chapter 2, the most common SiNW synthesis relies on a 
catalytic tip-growth process based on the well-known VLS mechanism, a versatile 
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technique that has been proven through nanowire growths from different processes 
such as chemical vapour deposition,25,26 laser-assisted deposition,27 and molecular 
beam epitaxy.28,29 The advantage of the VLS method is that the SiNWs produced are 
of high crystalline quality, with good control over both the diameter and the length of 
the nanowire. One limitation in the VLS technique, however, lies in the predominant 
axial growth orientation of the nanowires. As the VLS growth process is largely 
determined by surface free energy, nanowire orientations of <111>, <112> and <110> 
(depending on the diameters of SiNWs) are commonly observed.94 Obtaining SiNWs 
in the <100> axial orientation by the VLS method is often difficult since <100> is not 
a preferred growth direction. While AAO template-assisted VLS growth can provide 
the desired <100> SiNWs on Si (001) wafers, the requirement of a clean interface 
between the Au catalyst and the Si substrate may complicate matters.193,194 The need to 
remove the native oxide of the Si substrates requires a high temperature treatment of 
the AAO to increase its resistance to etching during removal of the native oxide. The 
demand for the clean Au/Si interface may also be the reason why 10% of the observed 
AAO pores did not achieve any nanowire growth.194 Another possible alternative to 
produce <100> SiNWs is to use deep reactive ion etching (DRIE) with a combination 
of nanoimprint lithography to produce regular SiNWs on Si (001) substrates.195 The 
fabrication process is, however, quite involved and there are often feature size 
dependent effects in this method. 
On the contrary, synthesis of <100> SiNWs can be readily achieved through 
metal-assisted chemical wet etching, which is a simple and cost effective 
alternative.84,85 Briefly, an active metal, usually gold (Au) or silver (Ag) will be used 
as a catalyst for etching of the underlying Si in a mixture of de-ionized (DI) water, 
hydrofluoric acid (HF) and hydrogen peroxide (H2O2). Nanostructures of different 
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shapes and sizes can thus be fabricated based on the patterning of the metal catalyst 
and this has been shown to be possible with laser interference lithography and 
nanosphere lithograhy.87,88,196 While these methods are relatively cheap and allow 
possible wafer-scale production of SiNWs, they may not be suitable for synthesis of 
nanowires with small diameters. Catalytic etching using nanosphere lithography has 
been demonstrated to give wires with diameters of approximately 100 nm.87 However, 
obtaining nanowires with diameters smaller than 100 nm may be difficult since there is 
a limitation in achieving reliable diameter reduction by reactive ion etching (RIE) for 
the smaller dimensions. For laser interference lithography, the ultimate achievable 
resolution is equal to one fourth of the laser wavelength.197 This means that even for a 
deep-ultraviolet wavelength of 200 nm, the smallest wire diameter obtainable is about 
50 nm. Though the diameter of the as-synthesized SiNWs can be further controllably 
reduced, through a simple postgrowth oxidation-then-etching process, possibly down 
to a few nanometers,198,199 the wire density, which is limited by the original wire inter-
spacing, remains the same. 
Another common patterning method makes the use of an anodic AAO template. 
This method is cheap and repeatable making it highly desirable for use as a mask for 
nanostructure synthesis since AAOs with a wide range of pore diameters and inter-
pore distances can be fabricated. However, for the formation of SiNWs through 
catalytic etching, the surface exposed by the through pores of the AAO must be 
patterned as an inactive reaction layer. This is tricky as common blocking materials for 
etching such as photoresists cannot be easily introduced into the pores of the AAO. 
One solution to the aforementioned problem is to make use of RIE to pre-etch the 
hexagonal AAO pattern onto a Si (100) surface before the subsequent metal deposition 
and chemical wet etching process. This has been demonstrated for the synthesis of 
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SiNWs with diameters of 10 nm or less.89 When a layer of Au or Ag was deposited 
onto the patterned and RIE-etched Si pores, the closure effect restricted the metal 
deposition at the bottom of the etched pores while the sidewalls of the pores received 
no coating at all. The rate of the subsequent chemical etching was found to be much 
faster on the top surface than on the pore bottom since only a limited amount of metal 
(reported to be nanoparticles) was deposited at the pore bottom. This difference in the 
etch rates reportedly resulted in the formation of the SiNWs. While this is a useful 
approach for fabricating sub-10 nm diameter nanowires, the utilization of the closure 
effect for the self-assembly will put an upper limit on the achievable nanowire 
diameter. This is because to fabricate larger diameter SiNWs, AAO masks with larger 
pore openings have to be used. The larger patterned AAO and thus the RIE-etched Si 
pores will significantly reduce the difference in the catalyst coatings on the top, bottom 
and side walls. The difference in the etch rates at these regions, which is the basis for 
the wires formation, may thus be insignificant. An improved procedure whereby any 
common AAO template with any pore sizes can be used in fabricating SiNWs by 
chemical wet etching is therefore greatly desired. 
6.2 Experimental Setup and Procedures 
6.2.1 Control Experiment 
Before describing our experimental procedure in detail, it is important to briefly 
recapitulate the mechanism responsible for metal-assisted chemical etching in a 
solution containing HF and H2O2 that has been discussed in detail in Chapter 2. In 
general, the formation of SiNWs by metal-assisted etching can be explained by a set of 
catalyzed reduction-oxidation or redox reactions. While the Si underneath the metal 
catalyst is oxidized, the counterpart reduction occurs for the H2O2. The HF present in 
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the solution will subsequently dissolve the oxidized Si (SiOx), thus allowing the redox 
reaction to continue. The choice of the metal catalyst is of prime importance. For the 
redox reactions to occur, the catalyst needs to be more electronegative than Si so that 
electrons are attracted away from Si atoms and the oxidation of Si is expedited. The 
metal will also need to be inert to both H2O2 and HF to enable long etching duration in 
forming nanowires. Au and Ag are excellent catalyst choices based on the above 
requirements.200,201 
As opposed to having a metal that has a higher electronegativity than Si, using a 
less electronegative metal will understandably result in limited Si oxidation since the 
metal itself will be preferably oxidized when in contact with an oxidizing agent. 
Therefore, metals like chromium (Cr) (less electronegative than Si201), can be an 
effective blocking layer material for the catalytic etching and this will be demonstrated. 
It is also equally important to prevent the oxidation and etching of Cr and this can be 
achieved by capping the Cr with an inert layer of Au. 
As a means of verification, a simple control experiment was conducted. Using a 
standard optical lithography process, micron-sized marker patterns, formed by the 
evaporation of 10 nm thick Cr and 30 nm thick Au, were first deposited on a Si (100) 
surface (Figure 6-1(a)). A blanket layer of 7 nm thick Au was subsequently evaporated 
onto one half of the sample. After the evaporation of the blanket layer of Au, the whole 
sample was dipped into the etching solution containing HF and H2O2. As shown in the 
scanning electron microscopy (SEM) (Jeol Nova NanoSem 230) micrograph in Figure 
6-1(b), no catalytic etching was observed in the region where there was no direct 
contact between Au and Si. This is an important proof that a Cr/Au structure does not 
promote any etching of the underlying Si despite the presence of the Au cap. On the 
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other half of the Si wafer where a blanket layer of 7 nm thick Au was deposited, 
anisotropic etching of Si was seen except for the marker regions where Cr served as a 
blocking material. This shows that the Cr/Au can be an effective masking layer for the 
etching of Si nanostructures using Au-assisted catalytic etching. 
 
Figure 6-1. Blocking property against catalytic etching by Cr/Au. (a) SEM image showing 
markers made from thermally evaporated Cr (10 nm) and Au (30 nm) patterned using standard 
optical lithography (b) SEM image demonstrating the anisotropic etching of Si and the 
effectiveness of Cr/Au structure as a blocking layer. The left side of the sample was blanket 
deposited with 7 nm of Au and etching of Si proceeded around the markers. The right side of 
the sample did not receive any Au blanket deposition and therefore no chemical etching was 
observed. This control experiment shows that the thin Cr is effective as a blocking layer 
despite the presence of the Au cap, and that the Au is an effective capping layer. One etched 
marker structure is shown in a magnified image in the inset (scale bar 5 μm). 
6.2.2 Fabrication Procedure 
The procedure for SiNW fabrication employed in this work is schematically 
illustrated in Figure 6-2. An ultrathin through-pore AAO membrane was first 
transferred onto the surface of a Si (100) wafer (p-type, resistivity of 4 to 8 Ω-cm) that 
was precleaned by sonication in acetone and then in isopropyl alcohol (IPA), for a 
duration of 15 minutes each. The detailed procedures for the ultra-thin AAO 
fabrication and its transfer onto a Si surface have been discussed in detail in Chapter 3. 
Unlike the templated VLS growth of SiNWs discussed earlier, any HF etching of the 
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native oxide on the wafer surface is not necessary since the catalytic etching is not 
affected by the presence of the thin oxide layer.202 Subsequently, 10 nm of Cr, 
followed by 30 nm of Au was thermally evaporated through the AAO pores onto the Si 
surface to produce regular arrays of Cr/Au metallic nanodots. The AAO template was 
then removed to reveal free-standing Cr/Au metallic nanodots.  
 
Figure 6-2. Schematic of the SiNW fabrication process. (a) AAO membrane transfer onto the 
surface of a Si substrate. (b) Evaporation of Cr/Au nanodots through the AAO pores forming 
the blocking metal nanodots on Si. (c) Removal of the AAO template before the subsequent 
deposition of a thin Au layer that will act as the etching catalyst. (d) Anisotropic etching and 
formation of SiNWs by immersing the sample in HF/H2O2. 
Prior to the subsequent blanket deposition of the thin layer (7 nm) of Au which 
would serve as the catalyst for catalytic etching of Si, the Cr/Au dotted Si sample was 
subjected to an additional step of sonication in acetone and then IPA, each for a 
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duration of 15 minutes. This additional cleaning step served to remove any possible 
chemical residues and/or AAO debris that might have been present on the sample 
surface after the AAO removal step. Both the evaporation processes of the Cr/Au 
metal dots and the 7 nm thick Au catalyst film were achieved using an Edwards Auto 
306 evaporator which had been pre-evacuated to a base pressure of ~ 3.0 x 10-7 mbar. 
The deposition thickness was monitored in-situ by a quartz crystal microbalance 
(QCM). The chemical wet etching in a dark environment was carried out in a solution 
consisting of 4.6 M HF and 0.44 M H2O2 for durations of 30 seconds to 3 minutes, 
depending on the length of the nanowires required. After the etching process, the 
sample was rinsed in DI water and dried in an oven at 90 oC. 
6.3 Results and Discussion 
6.3.1 General Morphology 
Figure 6-3(a) shows the SEM image of a typical AAO template (with pores 
widened) used in the experiments, with a higher magnification image shown in the 
inset. The corresponding high density Cr/Au metal nanodots produced using the AAO 
template are depicted in Figure 6-3(b). These two SEM micrographs show that the size 
and the ordering of the metal nanodots closely match with that of the AAO template, 
indicating that the masking deposition was successful with little or no shadowing 
effects. The SEM image of the etched SiNWs obtained at an oblique viewing angle is 
shown in Figure 6-3(c) while a top view (i.e., a 0o-tilt) of the nanowires is shown in 
Figure 6-3(d). The higher magnification SEM image in the inset of Figure 6-3(c) 
shows the presence of the Cr/Au tips, demonstrating the blocking effect of the metal 
nanodots. From our numerous SEM micrographs, we estimate the average nanowire 
density to be at least 6 x 107 mm-2, which is higher than the previously reported 
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densities obtained using laser interference and nanosphere lithography for 
patterning.87,88,196 The improvement in the nanowire density represents a tremendous 
opportunity in improving the performance of SiNW devices such as sensors, light 
emitting diodes or photovoltaics, whereby a high density array is greatly desired. The 
average diameter of the SiNWs shown in Figure 6-3 is about 70 nm although other 
values can be achieved as will be subsequently shown. The SEM images of the SiNWs 
also show a good match of the wire arrangement with the nanodots and hence the 
AAO pore pattern. 
 
  
Figure 6-3. (a) SEM micrograph of a pore-widened, through-pore AAO membrane and (b) the 
corresponding Cr/Au nanodots deposited through the AAO membrane onto Si (100). SEM 
images of etched SiNWs taken at (c) a 30o-tilt view (tilt angle from the normal) and (d) a 0o-tilt 
view. Higher-magnification images of all SEM images are shown in their respective insets 
(scale bars in all the insets are 200 nm). 
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Since the size of the as-synthesized nanowire depends strongly on the diameter of 
the masking Cr/Au dots, the size distribution of SiNW diameters was examined for 
comparison with the sizes of the masking Cr/Au dots. The distribution frequency 
histograms of 100 individual Cr/Au dots and SiNWs are shown in Figure 6-4. The 
Gaussian fit shows that the mean diameter and the standard deviation of the nanowires 
closely match with those of the masking Cr/Au dots. This is an indication that there 
was no significant surface migration of the metal nanodots during the catalytic etching 
process. The highly anisotropic etching of Si is also clearly demonstrated as only 
orthogonal (to the Si (100) wafer surface) SiNWs are observed from the fabrication 
process. 
 
Figure 6-4. Size distributions of 100 individual masking Cr/Au dots and SiNWs for the case of 
using an AAO template with an average pore size of 70 nm. The Gaussian fit shows that the 
wires has a mean diameter 69.1 nm and a standard deviation of 3.9 nm, which are closely 
matched with the mean diameter (70.0 nm) and the standard deviation (3.3 nm) of the masking 
Cr/Au dots. 
There is also a good correlation between the length of the wires and the duration 
of the chemical etch, with an estimated etch rate of ~1 μm per minute (Figure 6-5(a) to 
Figure 6-5(c)). The etch rate was found to be similar and showed negligible 
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dependence on the wire diameters and spacings (The fabrication of SiNWs of different 
diameters and spacings will be discussed later). This is an advantage over both the 
VLS and DRIE processes which are feature size and spacing dependent. For DRIE, 
small wire diameters or spacings can lead to non-uniform etch depths (hence varying 
wire lengths) or branching that can be pronounced for high aspect ratio wires with 
small feature sizes.195 For the VLS grown wires, controlling the wire length can be 
complicated for a SiNW sample with different wire diameters and spacings.203 In our 
work that uses catalytic etching, the wire length is basically a function of the etch 
duration regardless of the wire diameters and spacings as shown by the similar etch 
rates of different diameters. In other words, the aspect ratio can be tuned by strictly 
controlling the pore size of the AAO template and, more importantly, the etch duration. 
We have achieved wires with aspect ratios of > 40 although a higher ratio is possible 
since the maximal achievable aspect ratio is only limited by the eventual dissolution of 
the nanowires in the etching solution,196 a process that is much slower than the 
dissolution of the catalyst-covered silicon. We add that aspect ratios as high as 220 
have been previously reported for SiNWs by etching.204 
  
Figure 6-5. SEM images taken at a 45o-tilt view of the SiNWs fabricated after immersion in 
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We note that in some rare cases, the metal nanodots were detached from the top of 
the wire as represented in Figure 6-5(b). This could probably be a consequence of the 
rinsing/drying process since the wires formed were still of similar length and diameter. 
This therefore imposes no problem to the fabrication of the SiNWs. Interestingly, for 
longer nanowires as shown in the SEM image in Figure 6-5(c), we observe a loss of 
vertical alignment between the wires. Such loss of vertical alignment is not uncommon 
for long SiNWs of high densities.93,204 We believe that this could be a result of surface 
tension in the drying process after the DI water rinse, which can possibly be avoided 
using critical point drying.204 Critical point drying can be accomplished by heating a 
liquid in a closed system to reach the critical pressure at the critical temperature 
whereby the liquid and gaseous states of a substance are no longer distinguishable at 
this point. The liquid within the specimen can therefore pass from the liquid to gaseous 
phase with negligible surface tension effects. 
6.3.2 Crystallinity 
In order to study the crystallinity of the etched SiNWs, TEM characterization (Jeol 
JEM 2100) was carried out. Figure 6-6(a) is a TEM image at a low magnification of a 
typical SiNW obtained in this work. The Cr/Au metal dot in this case can be clearly 
observed to be residing on the wire tip. Similar Cr/Au tips were also observed on other 
nanowires. The presence of the Cr/Au tip is a further proof of the masking properties 
of Cr/Au against catalytic etching that has been demonstrated in the marker sample. It 
also confirms that the SiNW formation indeed proceeds with the mechanism that we 
have proposed above. 
The HRTEM image of another single nanowire with a diameter of 40 nm (Figure 
6-6(b)) shows well-defined fringes across the entire wire indicating that the entire wire 
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is single crystalline. The average spacing between two adjacent planes in the axial 
direction is found to be 2.7 Å that corresponds to the <001> direction. This axial 
orientation was further verified by the Fast Fourier Transform (FFT) analysis of the 
HRTEM image as shown in the inset in Figure 6-6(b). The <001> direction of the 
SiNW is a confirmation of the vertical and anisotropic etching as discussed. The SiNW 
shown in the HRTEM image has a relatively smooth surface. Since the surface 
roughness of SiNWs prepared by metal-assisted chemical etching can increase with 
etching time, due to the random isotropic etching of Si by the etching solution (e.g., 
sidewall etching without the Au catalyst), the surface roughness (< 2 nm root mean 
square) that we obtained is reasonable given the relatively long etching time of 2 
minutes in this case. 
  
Figure 6-6. (a) TEM image of a typical SiNW at low maginification. The Cr/Au metal dot can 
be clearly seen residing at the wire tip in this case. (b) HRTEM image of another SiNW 
showing the well-defined lattice fringes throughout the wire. The insets are the FFT pattern 
(top inset) of the SiNW and the TEM image of the Si lattice at a higher magnification. The 
FFT indicates an <100> axial orientation and this is further verified by the average spacing of 
2.7 Å between two adjacent planes. 
6.3.3 Precise Diameter Control 
We have thus demonstrated for the first time the ability to use AAO-patterned 
metal nanodot arrays as a masking template in etching SiNWs. This is of tremendous 
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value since a careful manipulation of the pore size of the AAO template will allow one 
to have control over the diameter of the etched nanowires. One convenient way to 
achieve this is to subject the as-fabricated AAO membrane to an extra pore widening 
process in a dilute acid or alkali solution. By immersing the AAO membrance into a 5 
wt% phosphoric acid, which gives an approximate etch rate of 10 nm per 10 minutes 
(or 1 nm per minute), we can fine-tune the pore size, ranging from an initial pore 
diameter of 40 nm to a widened pore size of up to 80 nm, depending on the widening 
immersion duration. These AAO membranes can then be employed in the same 
fabrication procedure as described to produce high density SiNWs with uniform 
diameters. It should be pointed out that the pore widening process was performed only 
on a free-standing AAO template that had already been transferred to the Si surface (i.e. 
after step (5) in Figure 3-10, Chapter 3). Care should be taken to ensure that the AAO 
membrane will not detach from the Si surface during the immersion in the dilute 
phosphoric acid.   
Figure 6-7(a) to Figure 6-7(e) are the SEM micrographs of regular AAO 
membranes with average pore sizes ranging from 40 nm to 80 nm in steps of 10 nm. 
The corresponding SiNWs produced using these AAO templates are shown in Figure 
6-7(f) to Figure 6-7(j), respectively. Given the slow rate of pore widening (1 nm per 
minute in a 5 wt% phosphoric acid), a finer step change of less than 10 nm can be 
readily achieved, though this is not demonstrated for the present work. While the lower 
bound of the SiNW diameter is set by the initial pore size of the starting AAO 
fabricated (~ 40 nm for an oxalic acid anodization process in our case), the maximum 
value of the diameter of the etched nanowire is limited by the inter-pore spacing (~90 
nm in this work).  
  
 






Figure 6-7. SEM images of 
AAOs with average pore 
diameters of (a) 40 nm, (b) 
50 nm, (c) 60 nm, (d) 70 nm 
and (e) 80 nm. The pore 
widening is achieved by 
immersing the AAO into a 5 
wt% phosphoric acid which 
gives an etch rate ~ 1 nm per 
minute. The corresponding 
SiNWs produced using these 
AAO templates are shown 
in (f) to (j), respectively. 
The insets of each image are 
the respective top-view 
SEM images of the SiNWs 
shown in the micrographs. 
The mean diameters and the 
standard deviations, in nm, 
are (41.3, 4.4), (49.7, 3.7), 
(60.5, 4.3), (69.1, 3.9) and 
(80.2, 3.3) respectively. The 
common scale bar for all 
SEM images is 200 nm and 
the scale bars in all insets 
are 100 nm. 
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It can be seen from the above-mentioned diameter control, the limitation in 
achieving smaller diameters (less than 40 nm) depends on the masking and patterning 
methods. We elaborate this by examining the edge of the AAO template with an 
average pore size of 40 nm. This is because at the edge of an AAO template, the AAO 
pores are often less regular in terms of both arrangement and size, mostly probably due 
to factors such as fringing electric-field at the anodization edge. As a result, the pores 
that formed at the edge of an AAO will have varying diameters sizes, some of which 
are of sub-20 nm. The compromise to this is the loss in the periodic arrangement and 
also the larger deviations in the pore sizes. Regardless, as shown in the SEM image 
below, we can obtain quite a number of SiNWs that are sub-20 nm at the edge because 
of the reduced pore sizes and hence smaller Cr/Au nanodots. This shows the possibility 
of using the nanodot mask to scale to even smaller dimensions, which we believe, can 
be as small as sub-10 nm. In addition, as discussed in Chapter 3, AAO with different 
pore diameters and inter-pore distances can actually be produced using different 
electrolytes and anodic potentials in the anodization process.70 This offers even greater 
flexibility in the control of the diameter range that will be of great value and interest 
for device applications. Furthermore, wafer-scale AAO templates can also be directly 
fabricated on a Si wafer through utilization of a laser interference or nanoimprint 
technique,205,206 allowing a convenient way of wafer-scale production of SiNWs using 
our approach. Lastly and also most importantly, our method, as demonstrated in the 
Cr/Au marker control experiment, is generic. The formation of Cr/Au masking regions 
is thus not limited to just AAO templates and can be patterned by other common 
lithography techniques. This opens up a whole new dimension for Si nanostructures 
with small feature sizes and complicated design patterns that can be of great 
importance for Si-based nano devices. 
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6.3.4 Other Masking Metals 
As presented earlier, Cr/Au has been demonstrated to be an effective material 
combination in blocking the catalytic etching of Si in HF/H2O2 solution. The 
utilization of AAO-templated Cr/Au nanodots as a hard mask has led to the synthesis 
of regular and well aligned SiNWs. Cr was selected due to the following reasons. 
Firstly and also most importantly, it has a lower electronegativity (i.e., more 
electropositive) compared to Si and thus does not catalyze the oxidation of Si (Note: it 
was mentioned earlier that a metal has to be more electronegative (than Si) if it is to 
catalyze the oxidation of Si85). Secondly, Cr is a standard metal that can be readily 
evaporated in most evaporation system. Lastly, the function of Cr as an adhesive layer 
will be beneficial to the subsequent deposition of the inert Au capping layer. In 
addition to Cr, search into other masking metals was also carried out. The investigation 
of new masking metals not only provides new insights into (or confirms) the 
mechanism of the catalytic etching (e.g. the requirement on lower electronegativity for 
Figure 6-8. SEM image of 
SiNWs formed at the edge 
of an AAO-templating area. 
Several SiNWs are sub-20 
nm in diameter. The mean 
size of the AAO pores in 
this case is ~ 40 nm. Loss in 
the periodic arrangement 
and also a larger deviation in 
the diameter of the SiNWs 
are observed in this case.   
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a metal to block the catalytic etching of Si), but also enables more choices in selecting 
a masking metal and thus allowing more flexibility in the SiNW synthesis by catalytic 
etching. The selection of metals in these cases was also based on their 
electronegativities and their availabilities in our evaporation system. 
Before discussing the studies on other metals in detail, it is however necessary to 
address one important issue arising from the Cr/Au masking method: whether the 
observed insignificant etch rate of Si underneath the Cr/Au areas was a result of Cr 
having a lower electronegativity or simply because of the fact that the Cr/Au was a 
much thicker layer (as compared to the 7 nm thick Au catalyst) such that it effectively 
blocked the ions transfer needed for the oxidation of Si (by H2O2) and/or the removal 
of oxidized Si (by HF). We first seeked answers to the above-mentioned question in 
published works. It has been reported in literature that typically thick metal films are 
employed for catalytic etching. For example, Huang et al. made use of a thick Ag film 
of 40 nm for SiNW synthesis using a nanosphere patterning technique87 while Choi et 
al. obtained regular Si nanowire/nanofin arrays with a 25 nm Au film patterned by 
laser interference lithography.88 The reported etch rates were 500 and 250 nm per 
minute respectively. As an experiment for comparison, we also carried out 
investigation using thick Au films. It was found that Au film of 40 nm thickness, 
which is equivalent to the total thickness of the Cr/Au masking layer, is capable of 
catalyzing the etching of Si with a corresponding etch rate of approximately 200 nm 
per minute. With the evidences from both the literature and the comparative 
experiment, we therefore conclude that the insignificant etch rate of Si under 10 nm/30 
nm of Cr/Au is unlikely to be a result of the physically impeded transfer of ions arises 
from the thick Cr/Au layer. 
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Based on the electronegativities and their availabilities in our evaporation system, 
a number of metals were selected to test their effectiveness as a catalyst or a blocking 
material. Some other metals, for example Al, though readily available in our 
evaporation system, were not investigated due to the difficulty in obtaining a thin layer 
of good accuracy at nanoscale. The metals investigated, together with their respective 
electronegativities in Pauling scale, are summarized in Table 6-1.  
Table 6-1. Table of electronegativity of selected metals and Si.201 
Materials Au Ag Ni Si Cu Cr Ti 
Electronegativity 2.4 1.93 1.91 1.90 1.90 1.66 1.54 
 
In total, four different metals (including Cr) were chosen. They can be categorized 
into two groups based on their electronegativities relative to that of Si. Group I are Cr 
and titanium (Ti), i.e. metals that are much less electronegative than Si. The second 
group includes nickel (Ni) and copper (Cu), which have electronegativities comparable 
to that of Si. Together with Au and Ag, which are more electronegative than Si and 
known to catalyze the chemical etching of Si, these metals encompass a full range of 
the electronegativity (from values larger to those smaller than Si), thus allowing a 
comprehensive study on the dependence of catalytic etching on the electronegativity of 
the catalyst. 
Ti, with a much lower electronegativity than that of Si, was first studied. Again, as 
a simple mean of verification, the investigation was carried out first using the marker 
sample before it was tested using the AAO-templating method. Ti of 10 nm thickness, 
followed by Au of 15 nm thickness was evaporated on one half of a marker sample 
before the sample was immersed in the same HF/H2O2 solution for 3 minutes. A 
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thicker Au layer of 15 nm instead of 7 nm is used to protect the underlying Ti layer 
since Ti can react and be etched by HF easily.200 The 15 nm Au in this case is not a 
problem and would still catalyze the etching of Si should the Ti layer be ineffective as 
a masking layer, since it has been proven that metal of a total thickness of 25 nm 
readily allows electrochemical etching of Si. 
 
Figure 6-9. Masking effect by Ti/Au in catalytic etching of Si. (a) SEM image taken at a 45o 
tilt of a marker sample after immersion in standard etching solution of HF/H2O2 for 3 minutes. 
Ti of 10 nm followed by Au of 15 nm were evaporated only on the right side of the sample. (b) 
A closed up view of a marker pattern on the right side of the sample showing insignificant or 
zero etching of Si covered by the Ti/Au layer. (c) SiNWs fabricated using AAO-templated 
Ti/Au dots as a hard mask in catalytic etching. 
Similar to Cr, Ti does not catalyze the etching of Si and it exhibits the same 
blocking effect. As shown in Figure 6-9, insignificant or zero etching can be seen on Si 
regions covered by the Ti/Au layer; only some surface roughening is observed as a 
result of the immersion in HF/H2O2. The surface roughening could be due to the fact 
that the 15 nm Au capping layer may not be sufficient to prevent possible reaction 
between the Ti and the HF. Nevertheless, this simple verification using a marker 
sample has demonstrated that Ti/Au can be employed as a hard mask material in SiNW 
synthesis by metal-assisted electrochemical etching. SiNWs fabricated using AAO-
templated, hard-masking Ti/Au nanodots are shown in Figure 6-9(c). The etching was 
carried out using the same solution consisting of 4.6 M HF and 0.44 M H2O2 for a 
duration of 3 minutes. Similar to our previous findings, the SiNWs formed have 
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uniformed diameters which were determined by the pore sizes of the starting AAO 
template used in the Ti/Au nanodot formation. There was also a loss of the alignment 
of the long wires. More importantly, the masking effect of the Ti/Au is evidenced by 
the Ti/Au caps residing at the tips of the wires. The observed masking effect by Ti 
agrees well with the requirements on electronegativity for a blocking material and that 
of a catalyst. 
Though the requirement on electronegativity for a catalyst has been well 
supported by the cases of Au, Cr and Ti, it shall come under tight scrutiny given the 
catalytic behaviour of Ag reported in vast literature as Ag, with an electronegativity of 
1.93, is only slightly more electronegative than Si (electronegativity 1.90). It will 
therefore be interesting to look at other metals that have electronegativities comparable 
to that of Si. Ni (electronegativity 1.91) and Cu (electronegativity 1.90) are ideal 
candidates for exploration in this aspect. 
Similar to the case of Cr/Au and Ti/Au, the study on the possible blocking effect 
by Ni and Cu was also performed first on a marker sample. The metal films deposited 
on the marker sample in these two cases consist of Cu/Au (10/15 nm) and Ni/Au 
(10/15 nm) respectively. Interestingly, both cases showed insignificant etching of Si 
underneath the metal films indicating that Cu/Au and Ni/Au are good masking 
materials and do not promote etching of Si as shown in Figure 6-10. These two 
experiments show that, while not ruling out other factors, a metal catalyst needs to be 
not only just more electronegative but also of a minimum level higher than Si. It is 
possible that a metal, e.g. Ni, has a marginally higher electronegativity and yet exhibits 
negligible catalytic behaviour. 
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Figure 6-10. Masking effect by Cu/Au and Ni/Au in catalytic etching of Si. (a) and (c) SEM 
images taken at a 45o tilt of marker samples after immersion in standard etching solution of 
HF/H2O2 for 3 minutes. Prior to the immersion, Cu/Au and Ni/Au (10/15 nm for both cases) 
were evaporated on the left half of the sample shown in (a) and (c) respectively. (b) and (d) are 
the corresponding closed up views of a marker pattern on the left side of the sample showing 
insignificant or zero etching of Si covered by the Cu/Au and Ni/Au layer. 
While catalytic etching of Si may depend intricately on the electronegativity of the 
metal catalyst, it is definitely not the sole property that needs to be considered in 
selecting the blocking materials for the synthesis of SiNWs. As demonstrated in the 
case of Cu/Au shown in Figure 6-10(a), though insignificant etching of Si was seen, 
cracking and peeling-off of the Cu/Au layer were commonly observed (Figure 6-10). 
The cracking and peeling-off of the Cu/Au layer implies physical movement of the 
metal films during etching and they will lead to undesirable effect in the SiNW 
formation should Cu/Au dots be used a hard mask. The masking Cu/Au dots will move 
in this case and this will result in a loss of the alignment of the SiNW (Figure 6-11(a)). 
More importantly, the movement of the Cu/Au also leads to deformation of the metal 
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nanodots and this can in turn give rise to SiNWs of irregular cross-sections as shown 
in Figure 6-11(b).  
  
Figure 6-11.SiNWs formed by AAO-templated Cu/Au nanodots as a hard mask showing (a) a 
loss in alignment (viewed at a 45o tilt), and (b) irregular wire cross-sections viewed from the 
top.  
Summary 
Catalytic electrochemical etching is a simple and cost effective method to 
fabricate high density SiNWs. Well-aligned SiNWs of uniform diameter through 
chemical etching requires patterning of the metal catalyst film and this can be achieved 
using an AAO template. Metallic nanodots of appropriate choices, e.g. chromium/gold 
(Cr/Au), were first deposited onto the silicon wafer by thermal evaporation through an 
AAO template. The AAO template was then removed before a thin blanket layer of 
gold catalyst was evaporated onto the sample surface. The gold-assisted chemical wet 
etching was carried out in a solution consisting of de-ionized H2O, H2O2 and HF acid 
to produce well-aligned SiNWs of uniform diameters.  
Through fine-tuning of the AAO template used, the diameter of the silicon 
nanowires can be precisely controlled. The reported fabrication procedure gives a 
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highly repeatable method to form well-aligned, uniform and crystalline SiNWs of high 
density with controllable diameters. The use of metal films as a hard mask blocking 
material will also be of great interest for the fabrication of other Si nanostructures by 
other lithographic techniques (not limited to AAO-masking) by the catalytic etching 
process. 
The reported dependence of etching of Si on the electronegativity of the metal 
catalyst was investigated using various metals ranging from more to less 
electronegative as compared to Si. The requirement on having a higher 
electronegativity (than Si) for a catalyst is well supported by the catalytic behaviour of 
more electronegative metals (Au and Ag), and the masking properties of less 
electronegative metals (Cr and Ti). Ni, though having a slightly higher 
electronegativity than Si (1.91 versus 1.90), represents a special case as it was found 
that Ni was incapable of promoting the etching of Si. This may suggest a minimum 
value of the electronegativity of the metal catalyst while not ruling out other factors. 
On the other hand, electronegativity is not the sole property in selecting a metal as a 
hard mask. In addition to the blocking properties, the masking metal(s) should not 
react or move during the etching as the reaction/movement will in turn result in a loss 
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Chapter 7 GeNDs and Their Charge Trapping 
Characteristics 
In this chapter, the trapping of electron and hole in free-standing Ge nanodots 
(GeNDs) is studied using a novel application of the scanning capacitance microscopy 
(SCM) technique. The presence of both electron and hole trap sites in Ge nanodots is 
first demonstrated using SCM. It will also be shown that the SCM technique can be 
utilized to detect the complete passivation of the hole traps in the GeNDs after forming 
gas anneal. 
7.1 Introduction 
The formation of ordered GeNDs on a silicon surface is of great importance to the 
field of nanoscience and nanotechnology due to potential applications of the Ge 
nanostructures in photonics and memory devices.207,208 Ordered arrays of GeNDs can 
be fabricated using various methods such as directed self-assembly growth,209 electron 
beam lithography (EBL),210 and the use of an anodic aluminium oxide (AAO) template 
mask. A good understanding on the charge trapping mechanism in the individual Ge 
nanodots is essential in the performance optimization of nanodot-based memory 
devices. Conventional electrical probing techniques, however, are not suitable for 
probing individual nanodots as the typical probe tip radius is in the range of 
micrometers. Though EBL can enable fabrication of nanoscale electrodes which allow 
subsequent direct electrical measurements on an individual Ge nanodot, the process is 
usually time-consuming. Furthermore, it may be difficult to apply the EBL technique 
to an array of Ge nanodots with small inter-dot spacings. SCM, in this case, is an ideal 
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method to investigate the charge trapping characteristics of individual GeNDs due to 
the high spatial resolution of the SCM technique as introduced in Chapter 3. 
7.2 GeND Fabrication 
The fabrication of GeND arrays was achieved using an AAO template as a hard 
mask in thermal evaporation. Both the AAO templating technique and the thermal 
evaporation system have been described in detail in Chapter 3 (see Figure 3-10) and 
Chapter 4 (see Figure 4-1), respectively. Highly-doped p-type Si (111) wafer was used 
as the substrate. Prior to the transfer of the AAO template onto the Si substrate, the 
latter was ultrasonically degreased in acetone followed by isopropyl-alcohol (IPA), 
each for a duration of 15 minutes. The degreased silicon wafers were then dipped in a 
2 wt% hydrofluoric acid for 1 minute to remove the native silicon oxide (SiOx) formed 
at its surface. An ultra-thin AAO template, typically with thickness less than 500 nm 
and with an average pore diameter of 70 nm and inter-pore spacing of 100 nm, was 
formed through a two-step anodization procedure (see Two-Step Anodization, Chapter 
3) in oxalic acid at an anodization voltage of 40 V. After AAO template had been 
successfully transferred onto the Si substrate surface, an O2 plasma step process was 
necessary to ensure complete removal of the possible PMMA residues that might be 
present. This was followed by an Ar plasma etch, which served to remove any oxide 
that could possibly be formed on the Si surfaces that were exposed by the AAO 
through-pores, before the sample was transferred (immediately after the Ar plasma 
etch) to an evaporator for the formation of GeNDs. 
Ge powder of high purity (99.999+% purity, Sigma-Aldrich) was used as the 
source for evaporation. The evaporator chamber was pumped down to a base pressure 
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in the range of 10-7 mbar before commencing the evaporation process. As the Ge 
powder had been exposed to the environment in the course of experimentation, native 
oxide (GeOx) layers would invariably be present on the powder surfaces. A native 
oxide removal step was thus necessary to minimize the deposition of native Ge oxide 
during evaporation. This was achieved by slowly increasing the source heater current 
such that a prolonged out-gasing step was carried out before the Ge powder was 
eventually melted. The heater shutter, which blocked the evaporation path between the 
source and the AAO-masked Si substrate, was opened only after the Ge powder had 
reached the molten state. In doing this, the native oxides (GeOx) would have already 
been evaporated and removed from the chamber thus would not be deposited onto the 
Si substrate. After the Ge evaporation, the AAO template was removed by subjecting 
the sample to sonication in acetone for 1 minute before it was finally rinsed in IPA and 
blown dry. 
7.3 Results and Discussion 
7.3.1 Surface Morphology of GeNDs 
Scanning electron microscopy (SEM) (Philips XL30 SEM) analysis was first 
performed on the as-synthesized arrays of GeNDs to investigate their morphology. The 
SEM image (Figure 7-1(a)) shows that the fabricated GeNDs have uniform diameters 
about 70 nm. The nanodots are regularly arranged in a hexagonal manner, which is an 
exact replica of the starting AAO pore pattern. Some unremoved AAO, as shown in 
the upper half of Figure 7-1(a), may still be present on the Si surface and this problem 
can be avoided by increasing the sonication time of the AAO removal step. The 
masking function of the ultra thin AAO template is clearly demonstrated as each of the 
through-pores of the AAO allows the formation of only a single nanodot, as shown in 
  
 
132 GeNDs and Their Charge Trapping Characteristics 
the inset of Figure 7-1(a). A substantial degree of closure effect, which was found to 
be dependent on both the evaporation rate and the alignment between the source and 
the sample, can be observed around the AAO pores on the top surface. The AAO pores 
would eventually close up after a sufficiently long evaporation duration and this would 
place an upper limit on the achievale nanodot thickness. In this work, the maximum 
thickness achieved was about 40 nm even when a slow evaporation rate of 0.04 nm per 
second, as recorded in-situ by a quartz crystal microbalance (QCM), was carefully 
employed to minimize the closure effect. Figure 7-1(b) is a SEM micrograph of the 
GeNDs taken at a higher magnification. The GeNDs appear to be not entirely 
hemispherical, but slightly ellipsoidal in shapes. This could be due to the shadowing 
effect during evaporation that could probably arise from some slight misalignment 
between the sample and the source. Another possible cause of the slightly ellipsoidal 
nature of the nanodots could be that the starting AAO pores were not perfectly circular 
to begin with. 
   
Figure 7-1. (a) SEM image of GeND arrays fabricated using an ultra-thin (~300 nm) AAO 
template as an evaporation mask. The upper half of the image shows some AAO mask that 
remains on the sample surface. The masking function of the ultra-thin AAO is clearly 
demonstrated in the inset (scale bar 100 nm) as each of the through-pores of the AAO allows 
the formation of only a single nanodot. (b) SEM image of regular arrays of GeNDs at a highly 
magnification. The GeNDs appear to be ellipsoidal in shape, probably due to the shadowing 
effect during the evaporation process. 
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7.3.2 SCM Characterization 
As discussed in Chapter 3, SCM senses the change in the capacitance (δC) 
between the SCM probe tip and the structures being measured (in this case the GeNDs) 
in response to a small change in the applied ac bias (δV). A negative δC/δV signal 
implies hole trapping in a p-type semiconductor material (seen from the negative slope 
of the CV curve in depletion for a p-type semiconductor). Conversely, a positive 
δC/δV signal implies electron trapping in an n-type semiconductor material. The SCM 
δC/δV magnitude is dependent on the dopant concentration of the semiconductor 
material, with a smaller carrier concentration resulting in a larger δC/δV magnitude. 
Quantitatively, the dopant concentration (Ns) of a semiconductor material, based on the 







NCC SOX      (7-1) 
where N0, COX and ∆C (similar to δC and henceforth referred as δC) are, respectively, 
the proportional constant, the capacitance of the oxide dielectric (native GeOx in this 
case), and the change in capacitance. In other words, the SCM δC magnitude is 
inversely proportional to the square root of the carrier (dopant) concentration of the 
semiconductor material, with a smaller carrier concentration resulting in a larger δC 
(or a larger δC/δV) magnitude.  
SCM measurements (Digital Instruments Dimension 3000 SCM, Veeco), at an ac 
frequency of 90 kHz with a -90o lock-in phase and an ac bias of 0.8 V, were carried out 
on the GeNDs to investigate their charge storage/trapping characteristics. A conductive 
platinum (Pt) probe tip (Rocky Mountain Nanotechnology, LLC) with a radius of 
curvature of about 25 nm was used for the SCM measurements. Compared to the 
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metal-coated silicon probe tip that is also regularly used in SCM, the entirely Pt probe 
tip offers significant advantage of less wear and tear. For the case of metal-coated 
silicon cantilever probe tip, the conductive metal coating of the probe tip can be easily 
worn off after a number scans due to the contact mode nature of the SCM 
measurement. 
7.3.2.1 Microscopic SCM 
Figure 7-2(a) and Figure 7-2(b) are the respective AFM topography and SCM 
differential capacitance (δC or δC/δV) images of the GeNDs obtained simultaneously 
on a scan area of 500x500 nm2. In both images, bright contrast (pink or green colour) 
corresponds to high signals, i.e. height in the AFM topography image and the relative 
differential capacitance in the SCM image, as indicated by the scale bars on the right 
of each image. It can be clearly seen from these two images how topographical 
features and capacitance signals correlate. In agreement with the SEM characterization, 
the AFM topography shows that the deposited GeNDs were slightly ellipsoidal in 
shape with an average diameter of about 70 nm. The thickness of the GeNDs in this 
case was about 20 nm to 30 nm. 
 
Figure 7-2. (a) AFM image of the GeNDs nanodots on a scan area of 500x500 nm2, and (b) the 
corresponding SCM image of the GeNDs on the same area. 
  
 
135 GeNDs and Their Charge Trapping Characteristics 
SCM measurements performed on the GeNDs show that the charge-trapping 
characteristics of the Ge nanodots can be classified into two different groups, denoted 
arbitrarily as Group I and Group II, based on the presence or absence of SCM contrast 
reversal. 
When a large positive dc tip bias (probe tip with respect to sample) of 10 V was 
applied, GeNDs belonging to Group I were initially negatively charged with electrons, 
as observed from the bright or pink colour contrast (corresponding to positive δC/δV) 
in the SCM measurements image in Figure 7-3(a). However, when a subsequent scan 
using a less positive, or a negative, tip bias was performed on the same nanodot, hole 
trapping was observed as seen from the change of contrast from bright to dark in the 
left nanodot shown in Figure 7-3 (b). In other words, Group I GeNDs exhibited 
contrast reversal by initially trapping electrons at a large positive dc tip bias, which 
subsequently change to hole trapping when the probe tip bias was changed to a less 
positive or a negative voltage. On the other hand, the contrast reversal effect was not 
observed for the Group II GeNDs, as shown in Figure 7-4, when the probe tip bias was 
varied from -10 V to 10 V. 
  
Figure 7-3. SCM images of Group I GeNDs illustrating the presence of contrast reversal when 
the dc probe tip bias Vtip changed from (a) 10 V to (b) 1 V. The left GeND was initially 
negatively charged with electrons (bright or pink colour contrast) and subsequently changed to 
hole trapping (dark contrast) when the probe tip bias Vtip changed from 10 V to a less positive 
voltage of 1 V. 
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Figure 7-4. SCM images of Group II GeNDs illustrating the absence of contrast reversal 
(bright contrast remains) in the GeNDs when the dc probe tip bias Vtip changed from (a) 10 V 
to (b) -10 V. 
7.3.2.2 Spectroscopic SCM 
Microscopic SCM differential capacitance images in Figure 7-3 and Figure 7-4 
present only a general pictorial representation of either the presence or the absence of 
the SCM contrast reversal in a GeND. For a comprehensive quantitative analysis of the 
trapping phenomenon, δC/δV characteristics by spectroscopic SCM analysis of the 
nanodots are required. 
a) Highly doped p-Si substrate 
The δC/δV characteristic of the highly doped p-type substrate (on which the 
GeNDs are deposited) was obtained by sweeping the probe tip-to-substrate dc bias 
from 5 V to -5 V at a sweep rate of 0.1 V/sec as shown in Figure 7-5. The small 
negative δC/δV peak was resulted from the high dopant concentration of 5 x 1019 cm-3 
of the p-type Si substrate, since δC/δV is inversely proportional to the square root of 
the dopant concentration as shown in Eq. (7-1). It should be noted that a highly doped 
substrate was intentionally used so that the small δC/δV peak of the substrate would 
not mask the measurements on the GeNDs. The negligible hysteresis formed between 
the forward (5 V to -5 V) and the reverse (-5 V to 5 V) sweeps indicates that surface 
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charging of the native oxide of the substrate was minimal. The small negative δC/δV 
peak, as well as the minimal surface charging of the native oxide, implies that the 
substrate had minimum effect on the δC/δV measurements of the GeNDs. 
 
Figure 7-5. δC/δV vs. Vtip characteristics of the highly doped p-type silicon substrate at a 
sweep rate of 0.1 V/sec showing negligible hysteresis between the forward sweep (FS) and the 
reverse sweep (RS). 
b) Hole and Electron Trapping in Group I GeNDs before Forming Gas Anneal 
Figure 7-6 shows the δC/δV vs. Vtip characteristics of a typical GeND belonging 
to Group I that were obtained by sweeping the tip-to-substrate dc bias (Vtip) from 10 V 
to -10 V at a sweep rate of 20 V/sec. The measured SCM δC/δV magnitude of the 
GeND in this case was much larger as compared to that of the highly-doped p-Si 
substrate shown in Figure 7-5. The large peak amplitude is expected since the δC/δV 
magnitude reflects the free carrier concentration. The doping of the GeND in this case 
would be small given that undoped Ge powder was used as the evaporation source for 
the GeND formation. A low concentration of carriers in the GeND would cause it to 
deplete more. This would in term lead to larger capacitance changes with a change in 
voltage and hence resulting in a larger δC/δV peak magnitude. 
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From the δC/δV vs. Vtip characteristic in Figure 7-6, it can be seen that for the first 
half of the forward sweep from Vtip of 10 V to 0 V, the polarity of the δC/δV changes 
from positive to negative. This shows that the GeND was initially trapping electrons 
resulting from substrate electron injection due to the positive bias of the Pt probe tip 
with respect to the Si substrate. As the dc tip bias swept towards the negative direction, 
the GeND began to trap holes as the conditions become more favourable for holes to 
be injected from the highly doped p-type Si substrate in which holes are the majority 
carriers. The electrons initially stored in the Ge nanodots were neutralized by the 
injected holes, and further injection of holes after the complete neutralization resulted 
in holes being stored in the GeND, and thus the negative δC/δV signal detected. 
 
Figure 7-6. SCM δC/δV forward sweep (FS) and reverse sweep (RS) on a typical GeND 
belonging to Group I before forming gas anneal. The positive peak in RS corresponds to 
electron trapping in the GeNDs due to electron injection from the negative biased Pt tip while 
the negative peak was resulted from hole trapping due to hole injection from the highly doped 
p-type substrate. 
For the second half of the forward sweep (0 V to -10 V), the magnitude of the 
negative (hole trapping) peak of the δC/δV curve initially decreases (which 
corresponds to a higher carrier concentration) as the increasingly negative dc tip bias 
attracted more holes from the highly doped substrate into the GeND. However at 
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higher negative dc tip bias, the negative δC/δV magnitude increases, resulting in a 
second turning point of the forward sweep δC/δV characteristics. This could possibly 
be due to the reduction in the energy difference between the Fermi energy level of the 
platinum probe tip and the conduction band of the GeND as the negative tip bias 
increase, which led to a larger injection of electrons from the increasing negatively 
biased probe tip into the GeND to neutralize the trapped holes. With a decreasing 
concentration of holes remaining in the Ge nanodots after holes were progressively 
neutralized by the injection of electrons from the increasing negatively biased platinum 
probe tip, the negative δC/δV magnitude increases. 
For the reverse sweep, the negative δC/δV magnitude initially decreases indicating 
that the holes in the GeND were being neutralized by electron injection from the 
negatively biased platinum probe tip. This gives a turning point of the reverse sweep 
δC/δV characteristics as the polarity of the δC/δV signal changes from negative to 
positive. It is also observed that the negative δC/δV peak magnitude (hole storage) is 
larger as compared to the positive δC/δV peak magnitude (electron storage). This 
suggests that the amount of electron trapping was significantly higher than that of hole 
trapping in the GeND. 
In order to carry out more detailed study of the charging trapping behaviour, four 
more δC/δV vs. Vtip curves at decreasing sweep rates from 10 V/sec to 0.2 V/sec on 
the same Group I GeND were obtained and shown in Figure 7-7. It is observed that as 
the scan rate decreases, the corresponding negative δC/δV peak magnitude decreases. 
This suggests that hole trapping in the GeND increased with decreasing scan rate as a 
lower scan rate of the probe tip bias would allow more hole charging in the GeND. On 
the other hand, the width of the hysteresis loop, formed between the forward and 
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reverse sweeps, decreases from about 9.5 V (at a scan rate of 20 V/sec) to about 6 V 
(at a scan rate of 0.2 V/sec). The reduction in the hysteresis as the scan rate decreases 
could be explained by a decrease in the nonequilibrium charging which might be 
established between the applied dc bias sweep and the occupancy (charging) of the 
traps on the surface of the GeND. At a higher scan rate of 20 V/sec and with the 
presence of the traps in the Ge nanodots, there was higher possibility that equilibrium 
occupancy of these traps were not reached when the surface potential was varied by a 
fast sweeping of the dc bias. This may therefore result in a larger dc bias being 
necessary to reach the δC/δV peak point as compared to a similar δC/δV measurement 
on the GeND performed at a slower scan rate. 
 
Figure 7-7. SCM δC/δV forward sweep (FS) and reverse sweep (RS) on the same Group I 
GeND  (as in Figure 7-6) before forming gas anneal at a scan rate of (a) 10, (b) 2, (c) 1, and (d) 
0.2 V/sec. Note that both the magnitude of the negative peak (of the hole trapping) and the 
hysteresis decrease with decreasing scan rate. 
  
 
141 GeNDs and Their Charge Trapping Characteristics 
c) Effect of Forming Gas Anneal 
To investigate if the traps responsible for charge storage were located on the 
surface or within the bulk of the GeNDs and whether these trap sites could be 
passivated, the GeND samples were subjected to forming gas anneal. The annealing 
was performed at a relatively low temperature of 450 oC in an ambient of 10% H2 and 
90% N2 for a duration of 35 minutes. Similar SCM measurements using different dc 
probe tip-to substrate bias were repeated on the GeNDs after the forming gas annealing. 
This time, however, no contrast reversal effect was observed and hole trapping was 
missing from all the GeNDs measured. The absence of hole trapping can possibly be 
due to passivation of the hole traps by hydrogen during the forming gas anneal. 
 
Figure 7-8. Forward and reverse sweep δC/δV vs. Vtip characteristics of a typical Group I 
GeND before and after forming gas anneal. The absence of hole trapping revealed by the 
δC/δV vs. Vtip after forming gas anneal suggests complete passivation of the hole traps by 
hydrogen. 
Figure 7-8 shows the δC/δV characteristics obtained by the forward and the 
reverse sweeps, performed at a scan rate of 0.2 V/sec, on a Group I GeND before and 
after the forming gas anneal. It can be seen that at the lowest scan rate of 0.2 V/sec, 
  
 
142 GeNDs and Their Charge Trapping Characteristics 
neither the forward nor the reverse sweep δC/δV characteristics of the GeND after 
forming gas anneal shows any appreciable negative δC/δV  peak. The positive δC/δV 
peak of the forward and reverse sweep δC/δV characteristics at a negative dc tip bias 
of approximately -3 V is due to electron trapping in the GeND, resulted from electron 
injection from the negatively biased platinum probe tip into the nanodot. The absence 
of the negative δC/δV peak indicates complete passivation of the hole traps after 
forming gas anneal. Furthermore, it is observed that the magnitude of the positive 
(electron trapping) peak increases after forming gas anneal whereas the hysteresis 
between the forward and reverse δC/δV  sweeps decreases from about 6 V before 
forming gas anneal to about 1 V after forming gas anneal. These two observations 
suggest that after forming gas anneal, there was also less electron trapping in the 
GeND. The reduction of electron traps could be due to partial hydrogen passivation of 
the electron trap sites. 
The fact that the hole trap sites were completely passivated suggests that the hole 
traps were possibly located at or closer to the surface of the GeNDs, as compared to 
the electron traps where some might be located deeper within the Ge nanodots. Since 
the forming gas anneal was performed at a relatively low temperature of 450 oC, as 
compared to higher temperatures of 1000 oC in other studies,212 it is likely that the 
hydrogen species was only able to penetrate a certain distance and would completely 
passivate the trap sites if they were located near the surface of the GeNDs as in the 
case of hole traps. 
7.3.3 Group II GeNDs 
On the other hand, for the second group (Group II) of GeNDs, no contrast reversal 
effect was observed during the SCM measurements, before and after the forming gas 
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anneal. Figure 7-9 shows the forward and reverse sweep δC/δV characteristics at a 
similar scan rate of 0.2 V/sec, before and after the forming gas anneal for a typical Ge 
nanodot belonging to Group II. It can be observed that both the forward and reverse 
sweep δC/δV characteristics do not show any appreciable negative δC/δV peak 
indicating minimum hole trapping in the Ge nanodots. In addition, a positive δC/δV 
peak is observed for both the forward and reverse sweep δC/δV characteristics at a 
negative dc tip bias of approximately -3 V and -0.5 V, before and after forming gas 
anneal, respectively. This again can be explained by the electron trapping in the Ge 
nanodots due to the electron injection from the negatively biased platinum probe tip 
into the GeND. 
 
Figure 7-9. Forward and reverse sweep δC/δV vs. Vtip characteristics of a typical Group II 
GeND before and after forming gas anneal. No hole trapping is observed in the GeND before 
or after the forming gas anneal. 
Similar to Group I nanodots, it is also observed that the magnitude of the positive 
electron trapping δC/δV peak of the Group II GeND increases after forming gas anneal 
whereas the hysteresis between the forward and reverse δC/δV sweeps decreases from 
about 3.5 V before forming gas anneal to about 0.5 V after forming gas anneal. These 
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two observations suggest similarly that after forming gas anneal for the Group II 
GeND, there was also less electron trapping in the Group II GeND due to partial 
passivation of the electron trap sites, especially those located nearer the surface of the 
nanodots. In our work, it is observed that approximately half of the GeNDs on the 
sample exhibited SCM contrast reversal effect (Group I nanodots) while the other half 
(Group II nanodots) did not show such a behaviour. 
Summary 
Regular arrays of free-standing GeNDs were fabricated on a highly doped p-
silicon substrate using an AAO template as an evaporation mask. Approximately half 
of the Ge nanodots exhibited contrast reversal and hole trapping characteristics during 
SCM measurements, as shown by a negative peak in the SCM differential capacitance 
versus probe tip-to-substrate bias (δC/δV vs. Vtip) profile. The disappearance of the 
negative δC/δV characteristic peak after forming gas anneal at 450 °C indicates the 
complete passivation of the hole trap sites by hydrogen. This work demonstrates the 
detection of hole trapping in GeNDs and hydrogen passivation of hole trap sites using 
the spectroscopic mode of SCM, which is a novel application of the technique. Partial 
passivation of electron trap sites after the relatively low temperature forming gas 
anneal is also observed as compared with complete passivation of hole trap sites. This 
suggests that hole traps sites were possibly located at or closer to the surface of the 





Chapter 8 Conclusion 
In this chapter, a summary of the findings in this doctoral dissertation, together 
with a few concluding remarks highlighting the implications of the findings, is first 
given. The chapter then ends with several suggestions for extension of the works 
reported in this thesis as possible future research directions. 
8.1 Summary of Findings and Conclusion 
This thesis focuses on the growth and characterization of nanostructures of 
germanium and silicon. The nanostructures reported in this work span over a wide 
range from zero-dimensional nanodots to one-dimensional nanowires, nanotubes and 
wire-tube heterostructures, and are obtained using different synthetic methods and via 
different formation mechanisms. 
The growths of two different types of homostructures, GeNWs and GeSiOxNTs, 
were carried out in a conventional three-zone furnace using Au-dotted Si samples. 
GeNWs were achieved by heating Ge powder as the sole precursor to a high 
temperature at which a substantial amount of Ge vapour was produced. The wire 
growth was achieved through a VLS tip-growth process after the Ge vapour had been 
incorporated into the Au catalyst and the supersaturation state was reached. By 
introducing an additional precursor of GeI4 to the furnace, a high density of 
GeSiOxNTs was produced. The GeI4 vapour would react with heated Ge powder to 
produce GeI2 vapour. GeI4 and/or GeI2 resulted in possible passivation of the Au dot 
surfaces and limited the growth at the rims of the Au dots. As a result, nanotubes were 




The ability of GeI4 and/or GeI2 to passivate the surfaces of Au dot catalyst was 
further utilized to fabricate other nanostructures, in addition to the GeSiOxNTs 
homostructures. This is demonstrated in the synthesis of heterostructures of GeNW-
GeSiOxNT, which were obtained by precisely controlling the start and the end of the 
catalyst passivation. GeNWs were first allowed to grow via the VLS mechanism 
before the subsequent formation of GeSiOxNTs, which were then obtained by a 
delayed introduction of GeI4 that resulted in the passivation of the Au catalyst. Such 
procedures gave rise to a heterostructure with a GeSiOxNT residing on top of a solid 
GeNW. A similar wire-tube heterostructure with opposite arrangement of the wire and 
tube segments was also obtained. This second type of wire-tube heterostructures was 
achieved by the growth of a GeNW, via the oxide-assisted growth or OAG mechanism, 
inside a hollow tube from the top end. The crystalline GeNW makes the 
heterostructures obtained in this work an attractive potential for applications in 
nanoelectronics. The heterojunction of the wire with the nanotube provides the 
possibility of interfacing device functions with gas sensing or even nanofluidics in 
future hybrid electronic structures. Also, the inhomogeneity (arising from the solid 
wire and the hollow tube) along the axial direction makes the heterostructure an ideal 
candidate in applications of thermal rectification. Thermal conductance measurements 
on individual wire-tube have consistently shown a substantial amount of thermal 
rectification close to 6% across different wire-tube samples. 
Unlike the GeNWs, GeSiOxNTs homostructures and the GeNW-GeSiOxNT 
heterostructures which were fabricated using a bottom-up approach, SiNWs were 
produced through a top-down metal-assisted chemical etching technique. Well-aligned, 
high-density and uniform SiNWs were obtained using AAO-templated metal nanodots 




synthesis of SiNWs is that the diameter of the wires can be precisely controlled by fine 
tuning the AAO pore size. Furthermore, since wafer-scale AAO can be fabricated 
directly on a Si wafer using techiniques such as nanoimprint and laser interference 
lithography, wafer-size production of uniform SiNWs is thus possible. The method of 
using masking metals in catalytic etching can also be generically used in all other 
common lithography techniques and thus allowing ease in patterning and formation of 
Si nanostructures of various sizes/shapes that could be of great significance for Si-
based nano devices. 
The AAO template was also used as an evaporation mask in the formation of 
regular arrays of GeNDs that are near 0-D nanostructures. A novel application of the 
SCM technique was used to characterize the charge-trapping characteristics of the 
synthesized nanodots. Approximately half of the Ge nanodots exhibited contrast 
reversal and hole trapping characteristics during the SCM measurements, which 
detected negative peaks in the SCM differential capacitance versus probe tip-to-
substrate bias (δC/δV vs. Vtip) characteristic. The hole traps were completely 
passivated after a forming gas anneal at 450°C. On the other hand, only partial 
passivation of electron trap sites after the relatively low-temperature forming gas 
anneal was observed. This shows that the hole traps were most likely located at, or 
near to, the surface of the nanodots, as compared to the electron traps which might be 
located deeper within the GeNDs. The detection of hole trapping in GeNDs and 
hydrogen passivation of hole trap sites using the spectroscopic mode of SCM 
demonstrates a novel application of the SCM technique. The charge trapping detection 
using SCM may be generically applied to other semiconductor materials and not 




8.2 Future Works 
Based on the above-mentioned results, the following further studies that can be 
carried out as extension of the works reported in this thesis are proposed. 
The exact reason behind the observed thermal rectifying behaviour of the wire-
tube heterostructures remains unclear. More experimental results, and perhaps 
combined with theoretical/simulation data, would be necessary to accurately pinpoint 
the exact mechanism of the thermal rectification. Furthermore, other applications of 
the wire-tube heterostructures, not limiting to just thermal rectification, can be 
explored. 
Secondly, though precise control in diameter has been achieved in the SiNWs 
formed by catalytic etching, large-scale fabrication and applications of such wires have 
not been demonstrated. Wafer-size SiNWs production can be obtained using large 
AAO templates that are directly formed on a Si wafer. More importantly, 
investigations into the possible applications of the SiNWs, for example in 
photovoltaics, can be carried out. 
Lastly, the SCM technique can also be extended to characterize other 
semiconductor nanostructures. The technique can be used for phenomenological 
studies of charge-trapping in general. Furthermore, since the SCM is also a 
characterization tool for dielectric materials,121 it can be utilized for studies of oxide 
nanostructures, in particular metal oxides such as nickel oxide and titanium oxide. The 
SCM may be able to detect nanoscale changes in the structures that are formed, for 
example, during memory resistive switching, which has become an increasingly hot 
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